

# Intel® Xeon® Processor E7-8800/4800/2800 Product Families

**Datasheet Volume 1 of 2** 

April 2011

Reference Number: 325119-001



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL<sup>®</sup> PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The Intel® Xeon® Processor E7-8800/4800/2800 Product Families may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available upon request.

Throughout this document, Intel® Xeon® Processor E7-8800/4800/2800 Product Families will be referred to as the Intel® Xeon® E7-8800/4800/2800 Product Families Processor when used in referring to a singular processor.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com/design/literature.htm

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel<sup>®</sup> 64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information. For more information, visit <a href="http://www.intel.com/info/em64t">http://www.intel.com/info/em64t</a>.

Intel® AES-NI requires a computer system with an AES-NI enabled processor, as well as non-Intel software to execute the instructions in the correct sequence. AES-NI is available on select Intel® processors. For availability, consult your reseller or system manufacturer. For more information, see http://software.intel.com/en-us/articles/intel-advanced-encryption-standard-instructions-aes-ni/

Enhanced Intel SpeedStep Technology: See the Processor Spec Finder at http://ark.intel.com or contact your Intel representative for more information.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer to determine whether your system delivers this functionality. For more information, visit http://www.intel.com/technology/xdbit/index.htm

Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your application vendor.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: http://www.intel.com/products/processor\_number

Intel® Turbo Boost Technology requires a PC with a processor with Intel® Turbo Boost Technology capability. Intel Turbo Boost Technology performance varies depending on hardware, software and system configuration. Consult your PC manufacturer on whether your system delivers Intel Turbo Boost Technology. For more information, visit <a href="http://www.intel.com/technology/turboboost">http://www.intel.com/technology/turboboost</a>

Intel, Intel Xeon, the Intel logo and Intel SpeedStep are trademarks or registered trademarks of Intel Corporation in the United States and other countries.

 $\rm I^2C$  is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the  $\rm I^2C$  bus/protocol and was developed by Intel. Implementations of the  $\rm I^2C$  bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

\*Other names and brands may be claimed as the property of others.

Copyright © 2011, Intel Corporation. All Rights Reserved.



# Contents

1	Intro	duction	۱	9
	1.1		ology	
	1.2		nces	
	1.3		of Data	
	1.4	Statem	ent of Volatility	11
2	Elect	rical Sp	ecifications	13
	2.1	Process	sor Maximum Ratings	13
	2.2	Socket	Voltage Identification	14
	2.3		Groups	
	2.4		sor DC Specifications	21
	2.5	Intel <sup>®</sup>	QPI and Intel <sup>®</sup> Scalable Memory Interconnect (Intel <sup>®</sup> SMI)	20
			ce Differential Signaling	
		2.5.1 2.5.2	Intel QPI Signaling Specifications	
		2.5.2	Intel QPI Electrical Specifications Intel SMI Signaling Specifications	
		2.5.3	Intel SMI Signaling Specifications Intel SMI Transmitter and Receiver Specifications	
	2.6		m Environmental Control Interface (PECI) DC Specifications	
	2.0	2.6.1	DC Characteristics	
		2.6.2	Input Device Hysteresis	
	2.7		ecifications	
	2.8		cifications	
	2.9		sor AC Timing Waveforms	
	2.10	Flexible	e Motherboard Guidelines	55
	2.11		ed (RSVD) or Unused Signals	
	2.12		ccess Port Connection	
	2.13		Processors	
	2.14	Process	sor SPD Interface	55
3	Proce	essor Pa	ackage Mechanical Specifications	57
	3.1		e Mechanical Specifications	
		3.1.1	Package Mechanical Drawing	58
		3.1.2	Processor Component Keep-Out Zones	
		3.1.3	Package Loading Specifications	
		3.1.4	Package Handling Guidelines	
		3.1.5	Package Insertion Specifications	
		3.1.6	Processor Mass Specification	
		3.1.7	Processor Materials	
		3.1.8 3.1.9	Processor Markings Processor Land Coordinates	
4				
	4.1		sor Package Bottom Land Assignments	
		4.1.1	Processor Pin List, Sorted by Socket Name	
		4.1.2	Processor Pin List, Sorted by Land Number	85
5	Signa	l Defin	itions 1	105
6	Therr	nal Spe	ecifications	11
	6.1	Packag	e Thermal Specifications 1	11
		6.1.1	Thermal Specifications 1	11
		6.1.2	Thermal Metrology 1	
	6.2		sor Thermal Features 1	
		6.2.1	Thermal Monitor Features 1	18
		6.2.2	Intel <sup>®</sup> Thermal Monitor 1 1	18



		6.2.3	Intel Thermal Monitor 2	118
		6.2.4	On-Demand Mode	119
		6.2.5	PROCHOT_N Signal	
		6.2.6	FORCE_PR_N Signal	120
		6.2.7	THERMTRIP N Signal	121
		6.2.8	THERMALERT N Signal	121
	6.3	Platforr	m Environment Control Interface (PECI)	
		6.3.1	PECI Client Capabilities	
		6.3.2	Client Command Suite	
		6.3.3	Multi-Domain Commands	138
		6.3.4	Client Responses	138
		6.3.5	Originator Responses	
		6.3.6	Temperature Data	140
		6.3.7	Client Management	141
7	Fostu	roc	-	1/5
/	7.1		uction	
	7.1		Control and Low Power States	-
	1.2	7.2.1	Processor C-State Power Specifications	
	7.3		nd Access to Processor Information ROM via SMBus	
	7.5	7.3.1	Processor Information ROM	
		7.3.1	Scratch EEPROM	
		7.3.2	PIROM and Scratch EEPROM Supported SMBus Transactions	
	7.4		Memory Component Addressing	
	7.5		ng Data in the PIROM	
	7.5	7.5.1	Header	
		7.5.2	Processor Data	
		7.5.3	Processor Core Data	-
		7.5.4	Processor Uncore Data	
		7.5.5	Package Data	
		7.5.6	Part Number Data	
		7.5.7	Thermal Reference Data	
		7.5.8	Feature Data	
		7.5.9	Other Data	
			Checksums	
	_			
8		-	Specifications	
	8.1	5	nalyzer Interface	
		8.1.1	Mechanical Considerations	
		8.1.2	Electrical Considerations	173



# **Figures**

2-1	VCC Static and Transient Tolerance	24
2-2	Vcache Static and Transient Tolerance	25
2-3	Overshoot Example Waveform	26
2-4	Active ODT for a Differential Link Example	26
2-5	Validation Topology for Testing Specifications of the Reference Clock	27
2-6	Differential Waveform Measurement Points	
2-7	Setup for Validating Standalone Tx Voltage and Timing Parameters	
2-8	Setup for Validating Tx + Worst-Case Interconnect Specifications	
2-9	Required Receiver Input Eye (Differential) Showing Minimum Voltage Specs	
2-10		
2-11	RESET_N SEtup/Hold Time for Deterministic RESET_N Deassertion	
2-12		
2-13		
2-14	•	
2-15	-	
2-16		
2-17	-	
2-18		40
2 10	Waveform	49
2-19		
2 17	Standalone TX Voltage and Timing Parameters	49
2-20		
2 20	TX + Worst-Case Interconnect Specifications	50
2-21		
2-22		
2-23		
2-24		
2-25	-	
2-26		
2-27	-	
2-28		
2-29	VID Step Times and Vcc Waveforms	
3-1	Processor Package Assembly Sketch	
3-2	Processor Package Drawing (Sheet 1 of 2)	
3-3	Processor Package Drawing (Sheet 2 of 2)	
3-4	Processor Top-Side Markings	
3-5	Processor Land Coordinates and Quadrants, Top View	
6-1	130W TDP Processor Thermal Profile	
6-2	105W TDP Processor Thermal Profile	
6-3	95W TDP Processor Thermal Profile	
6-4	Case Temperature (TCASE) Measurement Location	
6-5	Intel® Thermal Monitor 2 Frequency and Voltage Ordering	
6-6	Ping()	
6-7	Ping() Example	
6-8	GetDIB()	
6-9	Device Info Field Definition	
6-10	Revision Number Definition	
6-11	GetTemp()	
6-12		
6-12		
6-14	PCIConfigRd()	171



PCIConfigWr()	
Thermal Status Word	
Thermal Data Configuration Register	
ACPI T-state Throttling Control Read / Write Definition	
MbxSend() Command Data Format	
MbxSend()	
MbxGet()	
Temperature Sensor Data Format	
PECI Power-up Timeline	
Logical Schematic of Intel <sup>®</sup> Xeon <sup>®</sup> Processor E7-8800/4800/2800	
Product Families Package	145
	PCIConfigWr() Thermal Status Word Thermal Data Configuration Register ACPI T-state Throttling Control Read / Write Definition MbxSend() Command Data Format MbxSend() MbxGet() Temperature Sensor Data Format PECI Power-up Timeline Logical Schematic of Intel <sup>®</sup> Xeon <sup>®</sup> Processor E7-8800/4800/2800 Product Families Package

# **Tables**

1-1	References
2-1	Processor Absolute Maximum Ratings
2-2	Voltage Identification Definition15
2-3	Signal Groups
2-4	Signals with RTT21
2-5	Voltage and Current Specifications
2-6	Processor Vcc Static and Transient Tolerance23
2-7	Processor VccCache Static and Transient Tolerance24
2-8	VCC and Vcache overshoot Specification25
2-9	System Clock Specifications27
2-10	Link Speed Independent Specifications
2-11	Clock Frequency Table
2-12	Parameter Values for Intel® QPI Phy1 Channel at 1/4 RefClk Frequency
2-13	Parameter Values for Intel QPI Channel at 4.8 GT/s32
2-14	Parameter Values for Intel QPI at 6.4 GT/s33
2-15	Parameter Values for Intel SMI at 6.4 GT/s and lower35
2-16	PLL Specification for TX and RX
2-17	Transmitter Voltage Swing
2-18	Transmitter De-emphasis (Swing Setting 110: Large)37
2-19	Transmitter De-emphasis (Swing Setting 100: Medium)37
2-20	Transmitter De-emphasis (Swing Setting 010: Small)37
2-21	Summary of Differential Transmitter Output Specifications
2-22	Summary of Differential Receiver Input Specifications
2-23	PECI DC Electrical Limits41
2-24	TAP, Strap Pins, Error, Powerup, RESET, Thermal, VID Signal Group DC
	Specifications
2-25	Miscellaneous DC Specifications43
2-26	System Reference Clock AC Specifications43
2-27	Miscellaneous GTL AC Specifications44
2-28	VID Signal Group AC Specifications45
2-29	SMBus and SPDBus Signal Group AC Timing Specifications46
2-30	FLASHROM Signal Group AC Timing Specifications47
2-31	TAP Signal Group AC Timing Specifications    48
3-1	Processor Loading Specifications
3-2	Package Handling Guidelines61
3-3	Processor Materials62
3-4	Mark Content62
4-1	Pin List, Sorted by Socket Name65



4-2	Pin List, Sorted by land Number
5-1	Signal Definitions 105
6-1	Processor Thermal Specifications 112
6-2	130W TDP Processor Thermal Profile Table
6-3	105W TDP Processor Thermal Profile Table115
6-4	95W TDP Processor Thermal Profile Table
6-5	Summary of Processor-specific PECI Commands 122
6-6	GetTemp() Response Definition 126
6-7	PCIConfigRd() Response Definition 127
6-8	PCIConfigWr() Response Definition 129
6-9	Mailbox Command Summary 129
6-10	Counter Definition
6-11	ACPI T-state Duty Cycle Definition
6-12	MbxSend() Response Definition 135
6-13	MbxGet() Response Definition 136
6-14	Domain ID Definition
6-15	Multi-Domain Command Code Reference 138
6-16	Completion Code Pass/Fail Mask
6-17	Device Specific Completion Code (CC) Definition
6-18	Originator Response Guidelines 140
6-19	Error Codes and Descriptions
6-20	PECI Client Response During Power-Up (During 'Data Not Ready') 141
6-21	Power Impact of PECI Commands vs. C-states 143
6-22	PECI Client Response During S1 143
7-1	Processor C-State Power Specifications 146
7-2	Read Byte SMBus Packet 149
7-3	Write Byte SMBus Packet 149
7-4	Memory Device SMBus Addressing 150
7-5	128-Byte ROM Checksum Values 172



# **Revision History**

Document Number	Revision Number	Description	Date
325119	001	Public release	April 2011

§



# **1** Introduction

The Intel<sup>®</sup> Xeon<sup>®</sup> Processor E7-8800/4800/2800 Product Families are a nextgeneration Intel<sup>®</sup> Xeon<sup>®</sup> multi-core MP family processor. The processor uses Intel<sup>®</sup> QuickPath Interconnect (Intel<sup>®</sup> QPI) technology, implementing up to four high-speed serial point-to-point links. It is optimized for MP configurations targeted at enterprise and technical computing applications, delivering server-class RAS and performance.

Intel Xeon Processor E7-8800/4800/2800 Product Families are multi-core processors, based on 32-nm process technology. The processors feature Intel QuickPath Interconnect point-to-point links capable of up to 6.4 GT/s, up to 30 MB of shared cache, and an integrated memory controller. The processors support all the existing Streaming SIMD Extensions 2 (SSE2), Streaming SIMD Extensions 3 (SSE3) and Streaming SIMD Extensions 4 (SSE4). The processors support several Advanced Technologies: Execute Disable Bit, Intel<sup>®</sup> 64 technology, Enhanced Intel SpeedStep<sup>®</sup> technology, Intel<sup>®</sup> Virtualization technology (Intel<sup>®</sup> VT), and Simultaneous Multi-Threading.

Feature	Intel <sup>®</sup> Xeon <sup>®</sup> Processor E7-8800/4800/2800 Product Families
Cache Sizes	Instruction Cache (L1) = 32 KB/core (I) and 16 KB/core (D) Data Cache (L2) = 256 KB/core Last Level Cache (L3) = 30 MB shared among cores
Data Transfer Rate	Up to four full-width Intel QuickPath Interconnect links, up to 6.4 GT/s in each direction
Multi-Core Support	Up to 10 cores per processor
Multiple Processor Support	Dependent on SKU, and supporting silicon. Minimum of two CPUs.
Package	1567-land FCLGA

# 1.1 Terminology

A '\_N' after a signal name refers to an active low signal, indicating that a signal is in the asserted state when driven to a low level. For example, when RESET\_N is low (that is, when RESET\_N is asserted), a reset has been requested. Conversely, when TCK is high (that is, when TCK is asserted), a test clock request has occurred.

- Enhanced Intel SpeedStep technology Enhanced Intel SpeedStep technology allows the O/S to reduce power consumption when performance is not needed.
- **Eye Definitions** The eye at any point along the data channel is defined to be the creation of overlapping of a large number of UI of the data signal and timing width measured with regards to the edges of a separate clock signal at any other point. Each differential signal pair by combining the D+ and D- signals produces a signal eye. A \_DN and \_DP after a signal name refers to a differential pair.
- FCLGA-1567 The Intel Xeon Processor E7-8800/4800/2800 Product Families are available in a Flip-Chip Land Grid Array (FC-LGA) package, consisting of 10 processor cores mounted on a pinned substrate with an integrated heat spreader (IHS).
- **Functional Operation** Refers to the normal operating conditions in which all processor specifications, including DC, AC, system bus, signal quality, mechanical, and thermal, are satisfied.



- **Integrated Heat Spreader (IHS)** A component of the processor package used to enhance the thermal performance of the package. Component thermal solutions interface with the processor at the IHS surface.
- Intel<sup>®</sup> QuickPath Interconnect (Intel<sup>®</sup> QPI) Intel QuickPath Interconnect is a cache-coherent, links-based interconnect specification for Intel<sup>®</sup> processor, chipset, and I/O bridge components.
- Jitter Any timing variation of a transition edge or edges from the defined UI.
- **MP** Multi-processor system consisting of more than two processors.
- **OEM** Original Equipment Manufacturer.
- Processor Information ROM (PIROM) A memory device located on the processor and accessible via the System Management Bus (SMBus) which contains information regarding the processor's features. This device is shared with the Scratch EEPROM, is programmed during manufacturing, and is write-protected.
  - Scratch EEPROM (Electrically Erasable, Programmable Read-Only Memory) — A memory device located on the processor and addressable via the SMBus which can be used by the OEM to store information useful for system management.
- SMBus System Management Bus. A two-wire interface through which simple system and power management related devices can communicate with the rest of the system. It is based on the principals of the operation of the I<sup>2</sup>C\* two-wire serial bus developed by Phillips Semiconductor. SMBus is a subset of the I<sup>2</sup>C bus/protocol developed by Intel. Implementations of the I<sup>2</sup>C bus/protocol or the SMBus bus/ protocol may require licensing from various entities, including, but not restricted to, Philips Electronics N.V. and North American Philips Corporation.
- Storage Conditions Refers to a non-operational state. The processor may be
  installed in a platform, in a tray, or loose. Processors may be sealed in packaging or
  exposed to free air. Under these conditions, processor pins should not be connected
  to any supply voltages, have any I/Os biased, or receive any clocks.
- Intel<sup>®</sup> Xeon<sup>®</sup> Processor E7-8800/4800/2800 Product Families The entire product, including processor core, die, substrate and integrated heat spreader (IHS).
- Unit Interval (UI) Intel QPI signaling convention is binary and unidirectional. In this binary signaling, one bit is sent for every edge of the forwarded clock, whether it be a rising edge or a falling edge. If a number of edges are collected at instances  $t_1$ ,  $t_2$ ,  $t_n$ ,...,  $t_k$  then the UI at instance "n" is defined as:

UI  $_{n} = t_{n} - t_{n-1}$ 



# **1.2** References

Material and concepts available in the following documents may be beneficial when reading this document:

### Table 1-1. References

Document	Location	Notes
Intel <sup>®</sup> Xeon <sup>®</sup> Processor E7-8800/4800/2800 Product Families Datasheet Volume 2 of 2	325120	1
AP-485, Intel <sup>®</sup> Processor Identification and the CPUID Instruction	241618	1
Intel <sup>®</sup> 64 and IA-32 Architecture Software Developer's Manual		1
Volume 1: Basic Architecture	253665	
Volume 2A: Instruction Set Reference, A-M	253666	
Volume 2B: Instruction Set Reference, N-Z	253667	
Volume 3A: System Programming Guide, Part 1	253668	
Volume 3B: Systems Programming Guide, Part 2	253669	
Intel® 64 and IA-32 Architectures Optimization Reference Manual	248966	1
Intel <sup>®</sup> Virtualization Technology Specification for Directed I/O Architecture Specification	D51397-001	1
Voltage Regulator Module (VRM) and Enterprise Voltage Regulator- Down (EVRD) 11.1 Design Guidelines	321736	1

#### Notes:

1. Document is available publicly at http://developer.intel.com.

# **1.3** State of Data

The data contained within this document is production data.

# **1.4 Statement of Volatility**

No Intel® Xeon® E7-8800/4800/2800 Product Families processors retain any end user data when powered down and/or when the parts are physically removed from the socket.

§







# **2** Electrical Specifications

The Intel Xeon Processor E7-8800/4800/2800 Product Families package pin electrical specification is outlined in this section. The Intel Xeon E7-8800/4800/2800 Product Families processor interfaces to other components of the platform via connections established at Intel<sup>®</sup> QuickPath Interconnect (Intel<sup>®</sup> QPI), Intel<sup>®</sup> Scalable Memory Interconnect (Intel<sup>®</sup> SMI), system management interfaces, power, reset, clock and debug signals. The electrical characteristics of all such signals, categorized per the I/O type, are documented in this section.

### 2.1 Processor Maximum Ratings

Table 2-1 specifies absolute maximum and minimum ratings. Within operational maximum and minimum limits, functionality and long-term reliability can be expected. Processor maximum ratings outlined in Table 2-1 are applicable for all Intel Xeon E7-8800/4800/2800 Product Families processor SKUs.

At conditions outside operational maximum ratings, but within absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. If a device is returned to conditions within operational maximum and minimum ratings after having been subjected to conditions outside these limits, but within the absolute maximum and minimum ratings, the device may be functional, but with its lifetime degraded depending on exposure to conditions exceeding the functional operation condition limits.

At conditions exceeding absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. Moreover, if a device is subjected to these conditions for any length of time, then when returned to conditions within the functional operating condition limits, it will either not function, or its reliability will be severely degraded.

Although the processor contains protective circuitry to resist damage from static electric discharge, precautions should always be taken to avoid high static voltages or electric fields.

Symbol	Parameter	Min	Max	Unit	Notes 1, 2	
Vcc	Processor core supply voltage with respect to VSS	-0.3	1.42	V		
V <sub>CACHE</sub>	Processor cache voltage with respect to VSS	-0.3	1.55	V		
V <sub>REG</sub>	Processor Analog Supply Voltage with respect to VSS	-0.3	1.89	V		
V <sub>IOC</sub>	Processor Intel QPI I/O Supply Voltage with respect to VSS	-0.3	1.55	V		
V <sub>IOF</sub>	Processor I/O Supply Voltage for SMI with respect to VSS	-0.3	1.55	V		
V <sub>CC33</sub>	Processor 3.3V Supply Voltage with respect to VSS	3.135	3.465	V		

### Table 2-1. Processor Absolute Maximum Ratings (Sheet 1 of 2)



### Table 2-1. Processor Absolute Maximum Ratings (Sheet 2 of 2)

Symbol	Parameter	Min	Max	Unit	Notes 1, 2
V(ISENSE)	Analog input voltage with respect to Vss for sensing current consumption	-0.25	1.15	V	
T <sub>CASE</sub>	Processor case temperature	See Chapter 6	See Chapter 6		
T <sub>STORAGE</sub>	Processor storage temperature	-40	85	°C	3, 4

Notes:

1. For functional operation, all processor electrical, signal quality, mechanical, and thermal specifications must be satisfied.

Excessive overshoot or undershoot on any signal will likely result in permanent damage to the processor.
 Storage temperature is applicable to storage conditions only. In this scenario, the processor must not

Storage temperature is applicable to storage conditions only. In this scenario, the processor must not receive a clock, and no pins can be connected to a voltage bias. Storage within these limits will not affect the long-term reliability of the device. For functional operation, please refer to the processor case temperature specifications.

4. This rating applies to the processor and does not include any packaging or trays.

## 2.2 Socket Voltage Identification

The VID[7:0], CVID[7:1], and VIO\_VID[4:1] pins identify encoding that determine the voltage to be supplied by the VR to the socket Vcore, Vcache and VIO (the core, cache & system interface voltages for the Intel Xeon Processor E7-8800/4800/2800 Product Families processor) voltage regulators. The CoreVID and CacheVID specifications for the Intel Xeon Processor E7-8800/4800/2800 Product Families processors are defined by VR 11.1. VIO\_VID specifications for the Intel Xeon Processor E7-8800/4800/2800 Product Families processors are defined by VR 11.1.

For CoreVID and CacheVID, individual processor VID values may be calibrated during manufacturing such that two devices at the same core speed may have different default VID settings. Furthermore, any Intel Xeon Processor E7-8800/4800/2800 Product Families processor can drive different VID settings during normal operation. For VIO\_VID, all processors of a given stepping will have the same values.

The Voltage Identification (VID) specification for the Intel Xeon Processor E7-8800/ 4800/2800 Product Families processor is defined by the *Voltage Regulator Module* (*VRM*) and Enterprise Voltage Regulator-Down (EVRD) 11.1 Design Guidelines. The voltage set by the VID signals is the reference VR output voltage to be delivered to the processor Vcc pins. VID signals are CMOS push/pull drivers. Please refer to Table 2-24 for the DC specifications for these signals. A voltage range is provided in Table 2-5 and changes with frequency. The specifications have been set such that one voltage regulator can operate with all supported frequencies.

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor uses eight voltage identification signals, VID[7:0], to support automatic selection of power supply voltages. Table 2-2 specifies the voltage level corresponding to the state of VID[7:0]. A '1' in this table refers to a high voltage level and a '0' refers to a low voltage level. If the processor socket is empty (SKTOCC# high), or the voltage regulation circuit cannot supply the voltage that is requested, the voltage regulator must disable itself. See the *Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.1 Design Guidelines* for further details.

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor provides the ability to operate while transitioning to an adjacent VID and its associated processor core voltage (Vcc). This will represent a DC shift in the load line. It should be noted that a low-to-high or high-to-low voltage state change may result in as many VID transitions as necessary to reach the target core voltage. Transitions above the



maximum specified VID are not permitted. Table 2-5 includes VID step sizes and DC shift ranges. Minimum and maximum voltages must be maintained as shown in Table 2-6.

The VRM or EVRD utilized must be capable of regulating its output to the value defined by the new VID. DC specifications for dynamic VID transitions are included in Table 2-5 and Table 2-6, while AC specifications are included in Table 2-28. Refer to the *Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.1 Design Guidelines* for further details.

The VIO\_VID[4:1] pins identify encoding that determine the voltage to be supplied by the VR 11.1 to the socket Vio voltage regulators. In all cases, when reading from Table 2-2, assume VID7=0, VID6=1, VID5=0, and VID0=0. Note that all Intel Xeon Processor E7-8800/4800/2800 Product Families processor SKUs will have the same setting.

Power source characteristics must be guaranteed to be stable whenever the supply to the voltage regulator is stable.

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	V <sub>CC_MAX</sub>
0	0	0	0	0	0	0	0	OFF
0	0	0	0	0	0	0	1	OFF
0	0	0	0	0	0	1	0	1.60000
0	0	0	0	0	0	1	1	1.59375
0	0	0	0	0	1	0	0	1.58750
0	0	0	0	0	1	0	1	1.58125
0	0	0	0	0	1	1	0	1.57500
0	0	0	0	0	1	1	1	1.56875
0	0	0	0	1	0	0	0	1.56250
0	0	0	0	1	0	0	1	1.55625
0	0	0	0	1	0	1	0	1.55000
0	0	0	0	1	0	1	1	1.54375
0	0	0	0	1	1	0	0	1.53750
0	0	0	0	1	1	0	1	1.53125
0	0	0	0	1	1	1	0	1.52500
0	0	0	0	1	1	1	1	1.51875
0	0	0	1	0	0	0	0	1.51250
0	0	0	1	0	0	0	1	1.50625
0	0	0	1	0	0	1	0	1.50000
0	0	0	1	0	0	1	1	1.49375
0	0	0	1	0	1	0	0	1.48750
0	0	0	1	0	1	0	1	1.48125
0	0	0	1	0	1	1	0	1.47500
0	0	0	1	0	1	1	1	1.46875
0	0	0	1	1	0	0	0	1.46250
0	0	0	1	1	0	0	1	1.45625
0	0	0	1	1	0	1	0	1.45000

### Table 2-2. Voltage Identification Definition (Sheet 1 of 5)



VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	V <sub>CC_MAX</sub>
0	0	0	1	1	0	1	1	1.44375
0	0	0	1	1	1	0	0	1.43750
0	0	0	1	1	1	0	1	1.43125
0	0	0	1	1	1	1	0	1.42500
0	0	0	1	1	1	1	1	1.41875
0	0	1	0	0	0	0	0	1.41250
0	0	1	0	0	0	0	1	1.40625
0	0	1	0	0	0	1	0	1.40000
0	0	1	0	0	0	1	1	1.39375
0	0	1	0	0	1	0	0	1.38750
0	0	1	0	0	1	0	1	1.38125
0	0	1	0	0	1	1	0	1.37500
0	0	1	0	0	1	1	1	1.36875
0	0	1	0	1	0	0	0	1.36250
0	0	1	0	1	0	0	1	1.35625
0	0	1	0	1	0	1	0	1.35000
0	0	1	0	1	0	1	1	1.34375
0	0	1	0	1	1	0	0	1.33750
0	0	1	0	1	1	0	1	1.33125
0	0	1	0	1	1	1	0	1.32500
0	0	1	0	1	1	1	1	1.31875
0	0	1	1	0	0	0	0	1.31250
0	0	1	1	0	0	0	1	1.30625
0	0	1	1	0	0	1	0	1.30000
0	0	1	1	0	0	1	1	1.29375
0	0	1	1	0	1	0	0	1.28750
0	0	1	1	0	1	0	1	1.28125
0	0	1	1	0	1	1	0	1.27500
0	0	1	1	0	1	1	1	1.26875
0	0	1	1	1	0	0	0	1.26250
0	0	1	1	1	0	0	1	1.25625
0	0	1	1	1	0	1	0	1.25000
0	0	1	1	1	0	1	1	1.24375
0	0	1	1	1	1	0	0	1.23750
0	0	1	1	1	1	0	1	1.23125
0	0	1	1	1	1	1	0	1.22500
0	0	1	1	1	1	1	1	1.21875
0	1	0	0	0	0	0	0	1.21250
0	1	0	0	0	0	0	1	1.20625
0	1	0	0	0	0	1	0	1.20000
0	1	0	0	0	0	1	1	1.19375
0	1	0	0	0	1	0	0	1.18750

### Table 2-2.Voltage Identification Definition (Sheet 2 of 5)



VID7	VID6	VID5	VID4	VID3	VID2	VID1	VIDO	V <sub>CC_MAX</sub>
0	1	0	0	0	1	0	1	1.18125
0	1	0	0	0	1	1	0	1.17500
0	1	0	0	0	1	1	1	1.16875
0	1	0	0	1	0	0	0	1.16250
0	1	0	0	1	0	0	1	1.1562
0	1	0	0	1	0	1	0	1.1500
0	1	0	0	1	0	1	1	1.1437
0	1	0	0	1	1	0	0	1.1375
0	1	0	0	1	1	0	1	1.1312
0	1	0	0	1	1	1	0	1.1250
0	1	0	0	1	1	1	1	1.1187
0	1	0	1	0	0	0	0	1.1125
0	1	0	1	0	0	0	1	1.1062
0	1	0	1	0	0	1	0	1.1000
0	1	0	1	0	0	1	1	1.0937
0	1	0	1	0	1	0	0	1.0875
0	1	0	1	0	1	0	1	1.0812
0	1	0	1	0	1	1	0	1.0750
0	1	0	1	0	1	1	1	1.0687
0	1	0	1	1	0	0	0	1.0625
0	1	0	1	1	0	0	1	1.0562
0	1	0	1	1	0	1	0	1.0500
0	1	0	1	1	0	1	1	1.0437
0	1	0	1	1	1	0	0	1.0375
0	1	0	1	1	1	0	1	1.0312
0	1	0	1	1	1	1	0	1.0250
0	1	0	1	1	1	1	1	1.0187
0	1	1	0	0	0	0	0	1.0125
0	1	1	0	0	0	0	1	1.0062
0	1	1	0	0	0	1	0	1.0000
0	1	1	0	0	0	1	1	0.9937
0	1	1	0	0	1	0	0	0.9875
0	1	1	0	0	1	0	1	0.9812
0	1	1	0	0	1	1	0	0.9750
0	1	1	0	0	1	1	1	0.9687
0	1	1	0	1	0	0	0	0.9625
0	1	1	0	1	0	0	1	0.9562
0	1	1	0	1	0	1	0	0.9500
0	1	1	0	1	0	1	1	0.9437
0	1	1	0	1	1	0	0	0.9375
0	1	1	0	1	1	0	1	0.9312
0	1	1	0	1	1	1	0	0.9250

### Table 2-2. Voltage Identification Definition (Sheet 3 of 5)



VID7	VID6	VID5	VID4	VID3	VID2	VID1	VIDO	V <sub>CC_MAX</sub>
0	1	1	0	1	1	1	1	0.91875
0	1	1	1	0	0	0	0	0.91250
0	1	1	1	0	0	0	1	0.90625
0	1	1	1	0	0	1	0	0.90000
0	1	1	1	0	0	1	1	0.89375
0	1	1	1	0	1	0	0	0.88750
0	1	1	1	0	1	0	1	0.88125
0	1	1	1	0	1	1	0	0.87500
0	1	1	1	0	1	1	1	0.86875
0	1	1	1	1	0	0	0	0.86250
0	1	1	1	1	0	0	1	0.85625
0	1	1	1	1	0	1	0	0.85000
0	1	1	1	1	0	1	1	0.84375
0	1	1	1	1	1	0	0	0.83750
0	1	1	1	1	1	0	1	0.83125
0	1	1	1	1	1	1	0	0.82500
0	1	1	1	1	1	1	1	0.81875
1	0	0	0	0	0	0	0	0.81250
1	0	0	0	0	0	0	1	0.80625
1	0	0	0	0	0	1	0	0.80000
1	0	0	0	0	0	1	1	0.79375
1	0	0	0	0	1	0	0	0.78750
1	0	0	0	0	1	0	1	0.78125
1	0	0	0	0	1	1	0	0.77500
1	0	0	0	0	1	1	1	0.76875
1	0	0	0	1	0	0	0	0.76250
1	0	0	0	1	0	0	1	0.75625
1	0	0	0	1	0	1	0	0.75000
1	0	0	0	1	0	1	1	0.74375
1	0	0	0	1	1	0	0	0.73750
1	0	0	0	1	1	0	1	0.73125
1	0	0	0	1	1	1	0	0.72500
1	0	0	0	1	1	1	1	0.71875
1	0	0	1	0	0	0	0	0.71250
1	0	0	1	0	0	0	1	0.70625
1	0	0	1	0	0	1	0	0.70000
1	0	0	1	0	0	1	1	0.69375
1	0	0	1	0	1	0	0	0.68750
1	0	0	1	0	1	0	1	0.68125
1	0	0	1	0	1	1	0	0.67500
1	0	0	1	0	1	1	1	0.66875
1	0	0	1	1	0	0	0	0.66250

### Table 2-2.Voltage Identification Definition (Sheet 4 of 5)



VID7	VID6	VID5	VID4	VID3	VID2	VID1	VIDO	V <sub>CC_MAX</sub>
1	0	0	1	1	0	0	1	0.65625
1	0	0	1	1	0	1	0	0.65000
1	0	0	1	1	0	1	1	0.64375
1	0	0	1	1	1	0	0	0.63750
1	0	0	1	1	1	0	1	0.63125
1	0	0	1	1	1	1	0	0.62500
1	0	0	1	1	1	1	1	0.61875
1	0	1	0	0	0	0	0	0.61250
1	0	1	0	0	0	0	1	0.60625
1	0	1	0	0	0	1	0	0.60000
1	0	1	0	0	0	1	1	0.59375
1	0	1	0	0	1	0	0	0.58750
1	0	1	0	0	1	0	1	0.58125
1	0	1	0	0	1	1	0	0.57500
1	0	1	0	0	1	1	1	0.56875
1	0	1	0	1	0	0	0	0.56250
1	0	1	0	1	0	0	1	0.55625
1	0	1	0	1	0	1	0	0.55000
1	0	1	0	1	0	1	1	0.54375
1	0	1	0	1	1	0	0	0.53750
1	0	1	0	1	1	0	1	0.53125
1	0	1	0	1	1	1	0	0.52500
1	0	1	0	1	1	1	1	0.51875
1	0	1	1	0	0	0	0	0.51250
1	0	1	1	0	0	0	1	0.50625
1	0	1	1	0	0	1	0	0.50000
1	1	1	1	1	1	1	0	OFF
1	1	1	1	1	1	1	1	OFF

### Table 2-2.Voltage Identification Definition (Sheet 5 of 5)

#### Notes:

- 1. When the "11111111" VID pattern is observed, or when the SKTOCC# pin is deasserted, the voltage regulator output should be disabled.
- Shading denotes the expected VID range of the Intel Xeon Processor E7-8800/4800/2800 Product Families processor.
- The VID range includes VID transitions that may be initiated by thermal events, Extended HALT state transitions, higher C-States or Enhanced Intel® SpeedStep technology transitions. The Extended HALT state must be enabled for the processor to remain within its specifications
- 4. Once the VRM/EVRD is operating after power-up, if either the Output Enable signal is de-asserted or a specific VID off code is received, the VRM/EVRD must turn off its output (the output should go to high impedance) within 500 ms and latch off until power is cycled. Refer to Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.1 Design Guidelines.

### 2.3 Signal Groups

The signals are grouped by buffer type and similar characteristics, as listed in Table 2-3. The buffer type indicates which signaling technology and specifications apply to the signals. All the differential signals have On Die Termination (ODT) resistors. There are some signals that do not have ODT and need to be terminated on the board. The signals which have ODT are listed in Table 2-4.



### Table 2-3. Signal Groups (Sheet 1 of 2)

Signal Group	Туре	Signals <sup>1</sup>
System Reference (	Clock	
Differential	Differential Pair, HSTL	SYSCLK_DP, SYSCLK_DN, SYSCLK_LAI_N, SYSCLK_LAI
Intel® QPI Interfac	e Signal Groups	
Differential	SCiD 2 Input	QPI[3:0]_DRX_D[n/p][19:0], QPI[3:0]_CLKRX_D[p/n]
Differential	SCiD 2 Output	QPI[3:0]_DTX_D[n/p][19:0], QPI[3:0]_CLKTX_D[p/n]
Intel® SMI Signals		
Differential	Inputs	FBD0NBICLK[A/B][P/N]0 FBD1NBICLK[C/D][P/N]0
Differential	Output	FBD0SBOCLK[A/B][P/N]0 FBD1SBOCLK[C/D][P/N]0
Differential	Input	FBD0NBI[A/B][P/N][13:0] FBD1NBI[C/D][P/N][13:0]
Differential	Output	FBD0SBO[A/B][P/N][10:0], FBD1SBO[C/D][P/ N][10:0]
ТАР		
Single ended	GTL	TCK, TDI,TMS, TRST_N
Single ended	GTL-Open Drain	TDO
PECI		
Single ended	CMOS	PECI
SMBus		
Single ended	CMOS	SMBCLK, SMBDAT, SM_WP
SPD Bus		
Single ended	CMOS I/OD	SPDCLK, SPDDAT
Strap Pins		
Single ended	GTL	BOOTMODE[1:0]
Single ended	CMOS	SKTID[2:0]
Flash ROM Port		
Single ended	GTL - OD	FLASHROM_CFG[2:0], FLASHROM_DATI FLASHROM_CS[3:0]_N, FLASHROM_CLK, FLASHROM_DATO, FLASHROM_WP_N
ERROR Bus	·	·
Single ended	GTL Input, GTL Open Drain Output	ERROR[0]_N, ERROR[1]_N
Power Up, RESETs		
Single ended	CMOS Input	PWRGOOD, VIOPWRGOOD,
Single ended	GTL Input	RUNBIST, RESET_N
Thermal		
Single ended	GTL Input	Force_PR_N
Single ended	GTL	MEM_Throttle[1]_N,MEM_Throttle[0]_N
Single ended	GTL-Open Drain	PROCHOT_N, THERMTRIP_N
Single ended	CMOS - Open Drain	Thermalert_N



### Table 2-3.Signal Groups (Sheet 2 of 2)

Signal Group	Type Signals <sup>1</sup>				
VID					
Single ended	CMOS Output	VID[7:0], CVID[7:1]			
Single ended	Open/Ground	VIO_VID[4:1]			
Voltage, and Voltag	e Regulator	· ·			
Differential	Power	ISENSE_DN, ISENSE_DP			
Single ended	Power	Vcc, VREG, VCACHE, VCACHESENSE, VCC33,VCORESENSE, VIO, PSI_CACHE_N,PSI_N, VSSCACHESENSE,VSSCORESENSE,			
Debug		· ·			
Single ended	GTL I/O-OD	MBP[7:0]_N, PRDY_N,PREQ_N			

#### Notes:

1. See Chapter 5 for signal descriptions.

### Table 2-4. Signals with R<sub>TT</sub>

Signals with RTT
<ul> <li>QPI[3:0]R[P/N]Dat[19:0], QPI[5:4]R[P/N]CLK0, QPI[3:0]T[P/N]Dat[19:0], QPI[5:4]T[P/N]CLK0</li> </ul>
<ul> <li>FBD0NBICLK[A/B][P/N]0, FBD1NBICLK[C/D][P/N]0, FBD0SBOCLK[A/B][P/N]0, FBD1SBOCLK[C/D][P/N]0, FBD0NBI[A/B][P/N][12:0], FBD1NBI[C/D][P/ N][12:0], FBD0SB0[A/B][P/N][9:0], FBD1SB0[C/D][P/N][9:0].</li> </ul>

## **2.4 Processor DC Specifications**

Voltage and current specifications are detailed in Table 2-5. For platform planning refer to Table 2-6, which provides Vcc static and transient tolerances.

Differential SYSCLK specifications are found in Table 2-26. Control Sideband and Test Access Port (TAP) are listed in Table 2-24.

Table 2-5 through Table 2-24 list the DC specifications for the processor and are valid only while meeting specifications for case temperature ( $T_{CASE}$  as specified in Chapter 6, "Thermal Specifications"), clock frequency, and input voltages. Care should be taken to read all notes associated with each parameter.

Symbol	Parameter	Voltage Plane	Min	Тур	Мах	Unit	Notes 1
VID	VCore VID range	N/A	0.60		1.35	V	4,5
Vcc	V <sub>CC</sub> for processor core Launch - FMB		See Tab	ole 2-6		v	4,5,6
Vcc LL	Vcc Load Line			0.8		mΩ	
CVID	VCache VID range		0.7		1.35	V	4,5
V <sub>CACHE</sub>	Vcc for cache		See Tab	ole 2-7		V	4,5,7
V <sub>CACHE</sub> LL	V <sub>CACHE</sub> Load Line			1.4		mΩ	
$V_{VID\_STEP}$	Vcc VID step size during a transition	N/A	± 6.25			mV	

### Table 2-5. Voltage and Current Specifications (Sheet 1 of 2)



### Table 2-5.Voltage and Current Specifications (Sheet 2 of 2)

Symbol	Parameter	Voltage Plane	Min	Тур	Мах	Unit	Notes 1
$V_{\text{VID}\_\text{SHIFT}}$	Total allowable DC load line shift from VID steps	N/A			LLType +/ -15mV	mV	
VIO_VID	Processor I/O supply voltage		1.053	1.0875	1.1		1,3
V <sub>REG</sub>	PLL supply voltage (DC + AC specification)	N/A		1.8		V	1,2
Vcc33	Package component voltage		3.135	3.3	3.465	V	
Icc_Max Vcc33	IccMax for Vcc33				75	mA	
I <sub>CC_MAX</sub>	I <sub>CC</sub> for Intel Xeon Processor E7-8800/4800/2800 Product Families processor 130W TDP with multiple VID Launch - FMB	Vcc Vcache V <sub>IO</sub> V <sub>REG</sub>			120 75 18.1 1.5	A	
	I <sub>CC</sub> for Intel Xeon Processor E7-8800/4800/2800 Product Families processor 105W TDP with multiple VID Launch - FMB	Vcc Vcache V <sub>IO</sub> V <sub>REG</sub>			115 70 17.6 1.5	A	
	I <sub>CC</sub> for Intel Xeon Processor E7-8800/4800/2800 Product Families processor 95W TDP with multiple VID Launch - FMB	Vcc Vcache V <sub>IO</sub> V <sub>REG</sub>			115 70 17.6 1.5	A	
I <sub>CC_TDC</sub>	Thermal Design Current (TDC) Intel Xeon Processor E7- 8800/4800/2800 Product Families processor 130W TDP Launch - FMB	Vcc Vcache V <sub>IO</sub> V <sub>REG</sub>			110 55 16.0 1.3	A	
	Thermal Design Current (TDC) Intel Xeon Processor E7- 8800/4800/2800 Product Families processor 105W TDP Launch - FMB	Vcc Vcache V <sub>IO</sub> V <sub>REG</sub>			90 50 16.0 1.3	A	
	Thermal Design Current (TDC) Intel Xeon Processor E7- 8800/4800/2800 Product Families processor 95W TDP Launch - FMB	Vcc Vcache V <sub>IO</sub> V <sub>REG</sub>			85 50 15.5 1.3	A	
PSI TDC	Thermal Design Current Launch - FMB	130W 105W 95W			22 25 21	А	
PSI_CACHE TDC	Thermal Design Current Launch - FMB	130W 105W 95W			45 45 45	А	

#### Notes:

<sup>1.</sup> DC for a power supply is defined as any variation less than 1 MHz.

<sup>2. ±1%</sup> tolerance

<sup>3.</sup>  $\pm 1\%$  ripple,  $\pm 2\%$  total as measured at VR remote sense point

<sup>4.</sup> Unless otherwise noted, all specifications in this table apply to all processors. These specifications are

based on pre-silicon characterization and will be updated as further data becomes available.

<sup>5.</sup> Individual processor VID values may be calibrated during manufacturing such that two devices at the same speed may have different settings.

The V<sub>CC</sub> voltage specification requirements are measured across vias on the platform for the VCORESENSE and VSSCORESENSE pins close to the socket with a 100 MHz bandwidth oscilloscope, 1.5 pF maximum



probe capacitance, and 1 M $\Omega$  minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled in the scope probe.

7. The V<sub>CACHE</sub> voltage specification requirements are measured across vias on the platform for the VCACHESENSE and VSSCACHESENSE pins close to the socket with a 100 MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled in the scope probe.

### Table 2-6. Processor Vcc Static and Transient Tolerance

I <sub>CC</sub> (A)	Vcc_ <sub>Max</sub> (V)	Vcc_ <sub>Typ</sub> (V)	Vcc_ <sub>Min</sub> (V)	Notes
0	VID - 0.000	VID - 0.015	VID - 0.030	-
5	VID - 0.004	VID - 0.019	VID - 0.034	
10	VID - 0.008	VID - 0.023	VID - 0.038	
15	VID - 0.012	VID - 0.027	VID - 0.042	
20	VID - 0.016	VID - 0.031	VID - 0.046	
25	VID - 0.020	VID - 0.035	VID - 0.050	
30	VID - 0.024	VID - 0.039	VID - 0.054	
35	VID - 0.028	VID - 0.043	VID - 0.058	
40	VID - 0.032	VID - 0.047	VID - 0.062	
45	VID - 0.036	VID - 0.051	VID - 0.066	
50	VID - 0.040	VID - 0.055	VID - 0.070	
55	VID - 0.044	VID - 0.059	VID - 0.074	
60	VID - 0.048	VID - 0.063	VID - 0.078	
65	VID - 0.052	VID - 0.067	VID - 0.082	
70	VID - 0.056	VID - 0.071	VID - 0.086	
75	VID - 0.060	VID - 0.075	VID - 0.090	
80	VID - 0.064	VID - 0.079	VID - 0.094	
85	VID - 0.068	VID - 0.083	VID - 0.098	
90	VID - 0.072	VID - 0.087	VID - 0.102	
95	VID - 0.076	VID - 0.091	VID - 0.106	
100	VID - 0.080	VID - 0.095	VID - 0.110	
105	VID - 0.084	VID - 0.099	VID - 0.114	
110	VID - 0.088	VID - 0.103	VID - 0.118	
115	VID - 0.092	VID - 0.107	VID - 0.122	
120	VID - 0.096	VID - 0.111	VID - 0.126	
125	VID - 0.100	VID - 0.115	VID - 0.130	
130	VID - 0.104	VID - 0.119	VID - 0.134	
135	VID - 0.108	VID - 0.123	VID - 0.138	
140	VID - 0.112	VID - 0.127	VID - 0.142	
145	VID - 0.116	VID - 0.131	VID - 0.146	
150	VID - 0.120	VID - 0.135	VID - 0.150	


Notes:

1. The Vcc  $_{MIN}$  and Vcc  $_{MAX}$  loadlines represent static and transient limits. Please see Table 2-8 and Figure 2-3 for Vcc overshoot specifications.

2. The loadlines specify voltage limits at the die. Die Vcc voltage is available at the Vcoresense and Vsscoresense lands and should be measured there. Voltage regulation feedback for voltage regulator circuits must be taken from the processor VCORESENSE and VSSCORESENSE lands. Voltage regulator feedback for voltage regulator circuits must also be taken from processor VCCORESENSE and VSSCORESENSE lands. Refer to the Voltage Regulator Module (VRM) and Enterprise Voltage Regulator Down (EVRD) 11.1 Design Guidelines for socket load line guidelines and VR implementation



Figure 2-1. VCC Static and Transient Tolerance



### Table 2-7. Processor VccCache Static and Transient Tolerance


I <sub>CC</sub> (A)	Vcc_ <sub>Max</sub> (V)	Vcc_ <sub>Typ</sub> (V)	Vcc_ <sub>Min</sub> (V)	Notes
0	VID - 0.000	VID - 0.015	VID - 0.030	
5	VID - 0.007	VID - 0.022	VID - 0.037	
10	VID - 0.014	VID - 0.029	VID - 0.044	
15	VID - 0.021	VID - 0.036	VID - 0.051	
20	VID - 0.028	VID - 0.043	VID - 0.058	
25	VID - 0.035	VID - 0.050	VID - 0.065	
30	VID - 0.042	VID - 0.057	VID - 0.072	
35	VID - 0.049	VID - 0.064	VID - 0.079	
40	VID - 0.056	VID - 0.071	VID - 0.086	
45	VID - 0.063	VID - 0.078	VID - 0.093	
50	VID - 0.070	VID - 0.085	VID - 0.100	
55	VID - 0.077	VID - 0.092	VID - 0.107	
60	VID - 0.084	VID - 0.099	VID - 0.114	
65	VID - 0.091	VID - 0.106	VID - 0.121	
70	VID - 0.098	VID - 0.113	VID - 0.128	
75	VID - 0.105	VID - 0.120	VID - 0.135	
80	VID - 0.112	VID - 0.127	VID - 0.142	

Notes:
 The Vcc\_MIN and Vcc\_MAX loadlines represent static and transient limits. Please see Table 2-8 and Figure 2-3 for Vcc overshoot specifications.



 The loadlines specify voltage limits at the die. Die VccCache voltage is available at the Vcachesense and Vsscachesense lands and should be measured there. Voltage regulation feedback for voltage regulator circuits must also be taken from the processor VCACHESENSE and VSSCACHESENSE lands. Refer to the Voltage Regulator Module (VRM) and Enterprise Voltage Regulator Down (EVRD) 11.1 Design Guidelines for socket load line guidelines and VR implementation.

### **Figure 2-2.** Vcache Static and Transient Tolerance




### Table 2-8. V<sub>CC</sub> and Vcache overshoot Specification

Symbol	Parameter	Min	Max	Units	Figure	Notes
V <sub>OS_MAX</sub>	Magnitude of Vcc Overshoot above VID		0.05	V	2-3	
T <sub>OS_MAX</sub>	Time duration of V <sub>CC</sub> Overshoot above VID		25	μs	2-3	

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor can tolerate short transient overshoot events where supplied voltage exceeds the VID/CVID voltage when transitioning from a high-to-low current load condition. This overshoot cannot exceed VID/CVID +  $V_{OS\_MAX}$ . ( $V_{OS\_MAX}$  is the maximum allowable overshoot above VID/CVID). These specifications apply to the processor die voltages, as measured with respect to VSSCORESENSE, and VSSCACHESENSE.



Figure 2-3. Overshoot Example Waveform



### 2.5 Intel<sup>®</sup> QPI and Intel<sup>®</sup> Scalable Memory Interconnect (Intel<sup>®</sup> SMI) Interface Differential Signaling


The Intel Xeon Processor E7-8800/4800/2800 Product Families processor Intel QPI and Intel<sup>®</sup> Scalable Memory Interconnect (Intel<sup>®</sup> SMI) signals use differential links. The termination voltage level for the Intel Xeon Processor E7-8800/4800/2800 Product Families processor for uni-directional serial differential links, each link consisting of a pair of opposite-polarity (D+, D-) signals is V<sub>SS</sub>.

Termination resistors are provided on the processor silicon and are terminated to  $V_{SS}$ . Intel chipsets also provide on-die termination (ODT), thus eliminating the need to terminate the links on the system board for the Intel QPI and Intel SMI signals.

Figure 2-4 illustrates the active ODT. Signal listings are included in Table 2-3 and Table 2-4.

See Chapter 5 for the pin signal definitions. All of the signals on the processor Intel QPI and Intel SMI signals are in the differential signal group.

### **Figure 2-4.** Active ODT for a Differential Link Example






### 2.5.1 Intel QPI Signaling Specifications

Intel QPI electrical specifications call out specifications that are common across all platforms and specifications that target Intel QPI within Enterprise MP class server systems.


### 2.5.1.1 Intel QPI Reference Clocking Specifications

Reference clock requirements required by the PLL as measured at the package pin. Table 2-9 provides a list of system clock specifications.

### Figure 2-5. Validation Topology for Testing Specifications of the Reference Clock



### Figure 2-6. Differential Waveform Measurement Points



### Table 2-9. System Clock Specifications (Sheet 1 of 2)

Symbol	Parameter	Min	Nom	Мах	Unit	Notes
f <sub>Refclk</sub>	System clock frequency		133.33		MHz	
ER <sub>Refclk</sub> -diffRise, ER <sub>Refclk</sub> -diffFall	Rise and fall slope parameter	1.0		4.0	V/nsec	
V <sub>Refclk-max</sub>	Single ended maximum voltage with overshoot			1150	mV	
V <sub>Refclk-min</sub>	Single ended minimum voltage with overshoot	-350			mV	
V <sub>Cross</sub>	Absolute crossing point limits between Refclk+ and Refclk- waveforms	250		550	mV	See Figure 2-6
V <sub>Cross_delta</sub>	Peak-peak variation in crossing points			140		See Figure 2-6
$V_{Refclk\_diff-ih}$	High of the differential voltage ( $V_{Refclk}$ + - $V_{Refclk}$ -) above zero	150			mV	



Symbol	Parameter	Min	Nom	Мах	Unit	Notes
V <sub>Refclk_diff-il</sub>	Low of the differential voltage ( $V_{Refclk}$ + - $V_{Refclk}$ -) above zero			-150	mV	
T <sub>Refclk-Dutycycle</sub>	Duty cycle of reference clock.	40	50	60	%	
T <sub>Refclk-jitter-rms-onepll</sub>	Accumulated rms jitter over n UI of a given PLL model output in response to the jittery reference clock input. The PLL output is generated by convolving the measured reference clock phase jitter with a given PLL transfer function. Here n=12.			0.5	psec	1
TRefclk-diff-jit	Phase Drift between clocks at two connected ports			500	psec	
TRefclk-C2C-jit	Short term difference in the period of any two adjacent clock cycles			100	psec	At via

### Table 2-9.System Clock Specifications (Sheet 2 of 2)


#### Note:

The given PLL parameters are: Underdamping (z) = 0.8 and natural frequency = fn = 7.86E6 Hz; w<sub>n</sub> = 2 \* fn. N\_minUI = 12 for Intel QPI Phy 1 channel.

### 2.5.1.2 Link Speed Independent Specifications


Link speed independent specifications call out the transmitter and receiver parameters required at all link speeds. The transmitter specifications are for stand-alone, individual transmitters (Tx). The validation setup for Tx is called out in Figure 2-7.

### Figure 2-7. Setup for Validating Standalone Tx Voltage and Timing Parameters



The parameters for the receiver (Rx) couple the transmitter with the worst-case interconnect. The validation setup for Rx is called out in Figure 2-8.





### **Figure 2-8.** Setup for Validating Tx + Worst-Case Interconnect Specifications

Specifications for link speed independent specifications are called out in Table 2-10.

### Table 2-10. Link Speed Independent Specifications (Sheet 1 of 2)

Symbol	Parameter	Min	Nom	Max	Unit	Notes
UIavg	Average UI size at "G" GT/ s (Where G = $4.8$ , $6.4$ , and so on)	0.999 * nominal	1000/G	1.001 * nominal	psec	
T <sub>rise-fall-pin-20-80</sub>	+/- 100mV@crossing	25 psec		0.25 UI		
ΔZ <sub>TX_LOW_CM_DC</sub>	$\begin{array}{l} \mbox{Defined as:} \\ (max(Z_{TX\_LOW\_CM\_DC}) & - \\ min(Z_{TX\_LOW\_CM\_DC}) / \\ Z_{TX\_LOW\_CM\_DC} & expressed \\ in \%, over full range of Tx \\ single ended voltage \end{array}$	-6		6	% of Z <sub>TX_LOW_CM_DC</sub>	
ΔZ <sub>RX_LOW_CM_DC</sub>	$\begin{array}{l} \mbox{Defined as:} \\ (max(Z_{TX\_LOW\_CM\_DC}) & - \\ min(Z_{TX\_LOW\_CM\_DC}) & / \\ Z_{TX\_LOW\_CM\_DC} & expressed \\ in %, over full range of Tx \\ single ended voltage \end{array}$	-6	0	6	% of Z <sub>TX_LOW_CM_DC</sub>	
RL <sub>RX</sub>	Return Loss of Receiver Package measured at any data or clock signal inputs			See note		1
N <sub>MIN-UI</sub> -Validation	# of UI over which the eye mask voltage and timing spec needs to be validated	1,000,000				
Z <sub>RX_HIGH_CM_DC</sub>	Single ended DC impedance to GND for either D+ or D- of any data bit at Tx	40k			Ω	2
Z <sub>TX_LINK_DETECT</sub>	Link Detection Resistor	500		2000	Ω	
V <sub>TX_LINK_DETECT</sub>	Link Detection Resistor Pull-up Voltage			1.5	V	
V <sub>DIFF_IDLE</sub>	Voltage difference between D+ and D- when lanes are either in Electrical Idle or VTX_LINK_DETECT			0.1 * V <sub>Rx</sub> - diff-pp-pin	V	



Symbol	Parameter	Min	Nom	Мах	Unit	Notes
T <sub>DATA_TERM_SKEW</sub>	Skew between first to last data termination meeting Z <sub>RX_LOW_CM_DC</sub>			128	UI	
T <sub>INBAND_RESET_</sub> SENSE	Time taken by inband reset detector to sense Inband Reset			1.5	μs	
Tclk_DET	Time taken by clock detector to observe clock stability			20K	UI	
T <sub>CLK_FREQ_DET</sub>	Time taken by clock frequency detector to decide slow vs. operational clock after stable clock			32	Reference Clock Cycles	
T <sub>Refclk-Tx-Variability</sub>	Phase variability between reference Clk (at Tx input) and Tx output.			500	psec	
T <sub>Refclk-Rx</sub> -Variability	Phase variability between reference Clk (at Rx input) and Rx output.	1000			psec	
L <sub>D+/D-RX-Skew</sub>	Phase skew between D+ and D- lines for any data bit at Rx			0.03	UI	
BER <sub>Lane</sub>	Bit Error Rate per lane valid for 4.8 and 6.4 GT/s			1.0E-14	Events	
Voh_bscan	Output high during boundary scan	VIO-100		VIO	mV	
Vol_bscan	Output low during boundary scan	0		100	mV	
Vih_bcan	Input high during boundary scan	0.86 * VIO			V	
Vil_bscan	Output low during boundary scan			0.40 * VIO	V	

### Table 2-10. Link Speed Independent Specifications (Sheet 2 of 2)

#### Notes:

1. Return loss specifications for receiver package are not provided. However, maintaining a well impedance matched and low loss receiver package is crucial for a successful silicon operation, including maintaining as low as possible on-die capacitance.

2. Used during initialization. It is the state of "OFF" condition for the receiver when only the minimum termination is connected

### 2.5.2 Intel QPI Electrical Specifications

The applicability of this section applies to Intel QPI within a links-based Enterprise MP class server platform. This section contains information for slow boot up speed (1/4 frequency of the reference clock), 4.8 GT/s, and 6.4 GT/s.

The transfer rates available for the Intel Xeon Processor E7-8800/4800/2800 Product Families processor are shown in Table 2-11.

### Table 2-11. Clock Frequency Table

Intel QPI System Interface Forwarded Clock Frequency	Intel QPI System Interface Data Transfer Rate
33.33 MHz	66.66 MT/s <sup>1</sup>
2.40 GHz	4.8 GT/s
3.20 GHz	6.4 GT/s



Notes:

1. This speed is the 1/4 RefClk Frequency.

### 2.5.2.1 Requirements at 1/4 RefClk Signaling Rate

The signaling rate is defined as 1/4 the rate of the System Reference Clock. For example, a 133 MHz System Reference Clock would have a forwarded clock frequency of 33.33 MHz and the signaling rate would be 66.66 MT/s.

### Table 2-12. Parameter Values for Intel® QPI Phy1 Channel at 1/4 RefClk Frequency

Symbol	Parameter	Min	Nom	Мах	Unit	Notes
V <sub>Tx-diff-pp-pin</sub>	Transmitter differential swing	800		1500	mV	1
Z <sub>TX_LOW_CM_DC</sub>	DC resistance of Tx terminations at half the single ended swing (which is usually 0.25*V <sub>Tx-diff-pp- pin</sub> ) bias point	37		47	Ω	
Z <sub>RX_LOW_CM_DC</sub>	DC resistance of Rx terminations at half the single ended swing (which is usually $0.25*V_{Tx-diff-pp-pin}$ ) bias point	37		47	Ω	
V <sub>Tx-cm-dc-pin</sub>	Transmitter output DC common mode, defined as average of $\rm V_{D+}$ and $\rm V_{D-}$	0.23		0.27	Fraction of $V_{Tx-diff-pp-pin}$	5
V <sub>Tx-cm-ac-pin</sub>	Transmitter output AC common mode, defined as $((V_{D+} + V_{D-})/2 - V_{Tx-cm-dc-pin})$	- 0.0375		0.0375	Fraction of $V_{Tx-diff-pp-pin}$	2
TX <sub>duty-pin</sub>	Average of absolute UI-UI jitter	-0.002		0.0025	UI	1
TX <sub>jitUI-UI-1E-7-pin</sub>	Absolute value of UI-UI jitter measured at Tx output pins with 1E-7 probability.	-0.007		0.0075	UI	3
V <sub>Rx-diff-pp-pin</sub>	Voltage eye opening at the end of Tx+ channel for any data or clock channel measured with a cumulative probability of 1E-9 (UI).	150		V <sub>Tx</sub> -diff-pp-pin	mV	
T <sub>Rx-diff-pp-pin</sub>	Timing eye opening at the end of Tx+ channel for any data or clock channel measured with a cumulative probability of 1E-9 (UI).	0.9		1	UI	
T <sub>Rx-data</sub> -clk-skew-pin	Delay of any data lane relative to the clock lane, as measured at the end of $Tx$ + channel. This parameter is a collective sum of effects of data clock mismatches in $Tx$ and on the medium connecting $Tx$ and $Rx$ .	0.48		0.52	UI	
VRx-CLK	Forward CLK Rx input voltage sensitivity (differential pp)			150	mV	
V <sub>Rx-cm-dc-pin</sub>	DC common mode ranges at the Rx input for any data or clock channel	75		400	mV	
V <sub>Rx-cm-ac-pin</sub>	AC common mode ranges at the Rx input for any data or clock channel, defined as: $((V_{D+} + V_{D-}/2 - V_{RX-cm-dc-pin}))$	-50		50	mV	2



#### Notes:

1.

- The UI size is dependent upon the reference clock frequency 1300mVpp swing is recommended when CPU to CPU length is within 2" of PDG max trace length. Note that 2. default value is 1100mVpp.
- Measure AC CM noise at the TX and decimate to its spectral components. For all spectral components above 3. 3.2GHz, apply the attenuation of the channel at the appropriate frequency. If the resultant AC CM at the receiver is met after taking out the appropriate spectral component and it meets the RX AC CM spec then we can allow the transmitter AC CM noise to pass.
- 4. DC CM can be relaxed to 0.20 min and 0.30 max Vdiffp-p swing if RX has wide DC common mode range.

#### 2.5.2.2 Requirements for 4.8 GT/s and 6.4 GT/s

Electrical specifications for Tx and Rx for 4.8 GT/s are captured in Table 2-13 and for 6.4 GT/s are captured in Table 2-14.

### Table 2-13. Parameter Values for Intel QPI Channel at 4.8 GT/s (Sheet 1 of 2)

Symbol	Parameter	Min	Nom	Мах	Unit	Notes
V <sub>Tx-diff-pp-pin</sub>	Transmitter differential swing	800		1500	mV	1
Z <sub>TX_LOW_CM_DC</sub>	DC resistance of Tx terminations at half the single ended swing (which is usually $0.25*V_{Tx-diff-pp-pin}$ ) bias point	37		47	Ω	
Z <sub>RX_LOW_CM_DC</sub>	DC resistance of Rx terminations at half the single ended swing (which is usually $0.25*V_{Tx-diff-pp-pin}$ ) bias point	37		47	Ω	
V <sub>Tx-cm-dc-pin</sub>	Transmitter output DC common mode, defined as average of $V_{D+}$ and $V_{D-}$	0.23		0.27	Fraction of $V_{Tx-diff-pp-pin}$	
V <sub>Tx-cm-ac-pin</sub>	Transmitter output AC common mode, defined as $((V_{D+} + V_{D-})/2 - V_{Tx-cm-dc-pin})$	- 0.0375		0.0375	Fraction of $V_{Tx-diff-pp-pin}$	2
TX <sub>duty-pin</sub>	Average of UI-UI jitter.	-0.025		0.03	UI	
TX <sub>jitUI-UI-1E-7-pin</sub>	UI-UI jitter measured at Tx output pins with 1E-7 probability.	-0.065		0.07	UI	3
TX <sub>jitUI-UI-1E-9-pin</sub>	UI-UI jitter measured at Tx output pins with 1E-9 probability.	-0.07		0.076	UI	
TX <sub>clk-acc-jit-N_UI-1E-7</sub>	p-p accumulated jitter out of transmitter over $0 \le n \le N$ UI where N=12, measured with 1E-7 probability.	0		0.15	UI	
TX <sub>clk-acc-jit-N_UI-1E-9</sub>	p-p accumulated jitter out of transmitter over $0 \le n \le N$ UI where N=12, measured with 1E-9 probability.	0		0.17	UI	
T <sub>Tx-data-clk-skew-pin</sub>	Delay of any data lane relative to clock lane, as measured at Tx output	-0.5		0.5	UI	
V <sub>Rx-diff-pp-pin</sub>	Voltage eye opening at the end of $Tx+$ channel for any data or clock channel measured with a cumulative probability of 1E-9 (UI).	225		1200	mV	
T <sub>Rx-diff-pp-pin</sub>	Timing eye opening at the end of Tx+ channel for any data or clock channel measured with a cumulative probability of 1E-9 (UI)	0.63		1	UI	



### Table 2-13. Parameter Values for Intel QPI Channel at 4.8 GT/s (Sheet 2 of 2)

Symbol	Parameter	Min	Nom	Max	Unit	Notes
$T_{Rx-data-clk-skew-pin}$	Delay of any data lane relative to the clock lane, as measured at the end of Tx+ channel. This parameter is a collective sum of effects of data clock mismatches in Tx and on the medium connecting Tx and Rx.	-1		3	UI	
VRx-CLK	Forward CLK Rx input voltage sensitivity (differential pp)			180	mV	
V <sub>Rx-cm-dc-pin</sub>	DC common mode ranges at the Rx input for any data or clock channel	125		350	mV	
V <sub>Rx-cm-ac-pin</sub>	AC common mode ranges at the Rx input for any data or clock channel, defined as: $((V_{D+} + V_{D-}/2 - V_{RX-cm-dc-pin}))$	-50		50	mV	2

#### Notes:

- 1. 1300mVpp swing is recommended when CPU to CPU length is within 2" of PDG max trace length. Note that default value is 1100mVpp.
- Measure AC CM noise at the TX and decimate to its spectral components. For all spectral components above 3.2GHz, apply the attenuation of the channel at the appropriate frequency. If the resultant AC CM at the receiver is met after taking out the appropriate spectral components meets the RX AC CM spec then we can allow the transmitter AC CM noise to pass.
- 3. Measured with victim lane running clock pattern, neighboring aggressor lanes running DC pattern and far aggressor lanes running PRBS pattern.

### Table 2-14. Parameter Values for Intel QPI at 6.4 GT/s (Sheet 1 of 2)

Symbol	Parameter	Min	Nom	Мах	Unit	Notes
V <sub>Tx-diff-pp-pin</sub>	Transmitter differential swing	800		1500	mV	1
Z <sub>TX_LOW_CM_DC</sub>	DC resistance of Tx terminations at half the single ended swing (which is usually $0.25*V_{Tx-diff-pp-pin}$ ) bias point	38		47	Ω	
Z <sub>RX_LOW_CM_DC</sub>	DC resistance of Rx terminations at half the single ended swing (which is usually $0.25*V_{Tx-diff-pp-pin}$ ) bias point	38		47	Ω	
V <sub>Tx-cm-dc-pin</sub>	Transmitter output DC common mode, defined as average of $V_{D+}$ and $V_{D-}$	0.23		0.27	Fraction of $V_{Tx-diff-pp-pin}$	4
V <sub>Tx-cm-ac-pin</sub>	Transmitter output AC common mode, defined as $((V_{D+} + V_{D-})/2 - V_{Tx-cm-dc-pin})$	-0.065		0.065	Fraction of $V_{Tx-diff-pp-pin}$	2
TX <sub>duty-pin</sub>	Average of absolute UI-UI jitter	- 0.0325		0.0325	UI	
TX <sub>jitUI-UI-1E-7-pin</sub>	UI-UI jitter measured at Tx output pins with 1E-7 probability.	-0.12		0.12	UI	3
TX <sub>jitUI-UI-1E-9-pin</sub>	UI-UI jitter measured at Tx output pins with 1E-9 probability.	-0.137		0.137	UI	
TX <sub>clk-acc-jit-N_UI-1E-7</sub>	p-p accumulated jitter out of transmitter over $0 <= n <= N$ UI where N=12, measured with 1E-7 probability.	0		0.2	UI	
TX <sub>clk-acc-jit-N_UI-1E-9</sub>	p-p accumulated jitter out of transmitter over $0 \le n \le N$ UI where N=12, measured with 1E-9 probability.	0		0.23	UI	



### Table 2-14. Parameter Values for Intel QPI at 6.4 GT/s (Sheet 2 of 2)

Symbol	Parameter	Min	Nom	Max	Unit	Notes
$T_{Tx}$ -data-clk-skew-pin	Delay of any data lane relative to clock lane, as measured at Tx output	-0.5		0.5	UI	
$V_{Rx-diff-pp-pin}$	Voltage eye opening at the end of $Tx+$ channel for any data or clock channel measured with a cumulative probability of 1E-9 (UI).	155		1200	mV	2
$T_{Rx-diff-pp-pin}$	Timing eye opening at the end of $Tx+$ channel for any data or clock channel measured with a cumulative probability of 1E-9 (UI)	0.61		1	UI	
T <sub>Rx-data-clk-skew-pin</sub>	Delay of any data lane relative to the clock lane, as measured at the end of $Tx+$ channel. This parameter is a collective sum of effects of data clock mismatches in $Tx$ and on the medium connecting $Tx$ and $Rx$ .	-1		3	UI	
VRx-CLK	Forward CLK Rx input voltage sensitivity (differential pp)			150	mV	
V <sub>Rx-cm-dc-pin</sub>	DC common mode ranges at the Rx input for any data or clock channel	90		350	mV	
V <sub>Rx-cm-ac-pin</sub>	AC common mode ranges at the Rx input for any data or clock channel, defined as: $((V_{D+} + V_{D-}/2 - V_{RX-cm-dc-pin}))$	-50		50	mV	

#### Notes:

- 1. 1300 mVpp swing is recommended when CPU to CPU length is within 2" of PDG max trace length. Note that default value is 1100mVpp.
- 2. Measure AC CM noise at the TX and decimate to its spectral components. For all spectral components above 3.2 GHz, apply the attenuation of the channel at the appropriate frequency. If the resultant AC CM at the receiver is met after taking out the appropriate spectral components meets the RX AC CM spec then we can allow the transmitter AC CM noise to pass.
- 3. Measured with victim lane running clock pattern, neighboring aggressor lanes running DC pattern and far aggressor lanes running PRBS pattern.
- 4. DC CM can be relaxed to 0.20 and 0.30 Vdiffp-p swing if RX has wide DC common mode range.

### 2.5.3 Intel SMI Signaling Specifications

This section defines the high-speed differential point-to-point signaling link for Intel SMI. The link consists of a transmitter and a receiver and the interconnect in between them. The specifications described in this section covers 6.4 Gb/s operation.

Reference Intel SMI high-speed differential PTP link is at 1.5 V.

### 2.5.4 Intel SMI Transmitter and Receiver Specifications

All TX-RX links are DC-coupled and the TX and RX pins adhere to the return loss specifications for continuous transmission operation.



### Table 2-15. Parameter Values for Intel SMI at 6.4 GT/s and lower (Sheet 1 of 2)

Symbol	Parameter	Min	Nom	Max	Unit	Notes
V <sub>Tx-diff-pp-pin</sub>	Transmitter differential swing	800		1200	mV	
Z <sub>TX_LOW_CM_DC</sub>	DC resistance of Tx terminations at half the single ended swing (which is usually $0.25*V_{Tx-diff-pp-pin}$ ) bias point	37		47	Ω	
Z <sub>RX_LOW_CM_DC</sub>	DC resistance of Rx terminations at half the single ended swing (which is usually $0.25*V_{Tx-diff-pp-pin}$ ) bias point	37		47	Ω	
VTx-diff-pp-CLK-pin	Transmitter differential swing using a CLK like pattern	0.9*mi n(VTx- diff-pp pin)		max(VTxdi ff-pp-pin)	mV	1
V <sub>Tx-cm-dc-pin</sub>	Transmitter output DC common mode, defined as average of $\rm V_{D+}$ and $\rm V_{D-}$	0.20		0.30	Fraction of $V_{Tx-diff-pp-pin}$	3
V <sub>Tx-cm-ac-pin</sub>	Transmitter output AC common mode, defined as $((V_{D+} + V_{D-})/2 - V_{Tx-cm-dc-pin})$	-0.20		0.20	Fraction of $V_{Tx-diff-pp-pin}$	
TX <sub>duty-UI-pin</sub>	This is computed as absolute difference between average value of all UI with that of average of odd UI, which in magnitude would equal absolute difference between average of all UI and average of all even UI.	- 0.0325		0.0325	UI	
TX1UI-Rj-NoXtalk-pin	Rj value of 1-UI jitter, using setup of Figure 2-7. With X-talk off, but on-die system like noise present. This extraction is to be done after software correction of DCD	0		0.008	UI	2
TX1UI-Dj-NoXtalkpin	pp Dj value of 1-UI jitter With X- talk off, but on-die system like noise present.	-0.01		0.01	UI	2
TXN-UI-Rj-NoXtalkpin	Rj value of N-UI jitter. With X-talk off, but on-die system like noise present. Here $1 < N < 9$ .This extraction is to be done after software correction of DCD	0		0.012	UI	2
TXN-UI-Dj-NoXtalkpin	pp Dj value of N-UI jitter. With X- talk off, but on-die system like noise present. Here $1 < N < 9.Dj$ here indicated Djdd of dual-dirac fitting, after software correction of DCD	-0.04	0.04	0.2	UI	2
$T_{Tx}$ -data-clk-skew-pin	Delay of any data lane relative to clock lane, as measured at Tx output	-0.5		0.5	UI	
T <sub>Rx-data-clk-skew-pin</sub>	Delay of any data lane relative to the clock lane, as measured at the end of Tx+ channel. This parameter is a collective sum of effects of data clock mismatches in Tx and on the medium connecting Tx and Rx.	-1		3.5	UI	
VRx-CLK	Forward CLK Rx input voltage sensitivity (differential pp)			150	mV	
VRx-Vmargin	Any data lane Rx input voltage (differential pp) measured at BER=1E-9			100	mV	



### Table 2-15. Parameter Values for Intel SMI at 6.4 GT/s and lower (Sheet 2 of 2)

Symbol	Parameter	Min	Nom	Мах	Unit	Notes
TRx-Tmargin	Timing width for any data lane using repetitive patterns (check validation conditions) and clean forwarded CLK, measured at BER=1E-9	0.8			UI	
$\Delta$ TRx-Tmargin-DCD-CLK	Magnitude of degradation of timing width for any data lane using repetitive patterns with DCD injection in forwarded CLK measured at BER=1E-9, compared to TRx-Tmargin. The magnitude of DCD is specified under validation conditions.			0.02	UI	
Δ <sub>TRx-Tmargin-Rj-CLK</sub>	Magnitude of degradation of timing width for any data lane using repetitive patterns with only Rj injection in forwarded CLK measured at BER=1E-9, compared to TRx-Tmargin. The magnitude of Rj is specified under validation conditions.			0.11	UI	
Δ <sub>TRx-Tmargin-DCD-Rj</sub> - CLK	Magnitude of degradation of timing width for any data lane using repetitive patterns with DCD and Rj injection in forwarded CLK measured at BER=1E-9, compared to TRx-Tmargin. The magnitude of DCD and Rj is specified under validation conditions.			0.12	UI	
V <sub>Rx-cm-dc-pin</sub>	DC common mode ranges at the Rx input for any data or clock channel, defined as average of VD+ and VD	125		350	mV	
V <sub>Rx-cm-ac-pin</sub>	AC common mode ranges at the Rx input for any data or clock channel, defined as: $((V_{D+} + V_{D-}/2 - V_{RX-cm-dc-pin}))$	-50		50	mV	

#### Notes:

- 1. This is the swing specification for the forwarded CLK output. Note that this specification will also have to be suitably de-embedded for package/PCB loss to translate the value to the pad, since there is a significant variation between traces in a setup.
- While the X-talk is off, on-die noise similar to that occurring with all the transmitter and receiver lanes 2. toggling will still need to be present. When a socket is not present in the transmitter measurement setup, in many cases the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. Therefore for all Tx measurements, use of a socket should be avoided. The contribution of cross-talk may be significant and should be done using the same setup at Tx and compared against the expectations of full link signaling. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility. DC CM can be relaxed to 0.20 and 0.30 Vdiffp-p swing if RX has wide DC common mode range.
- 3.

#### 2.5.4.1 **Summary of Transmitter Amplitude Specifications**

### Table 2-16. PLL Specification for TX and RX

Symbol	Parameter	Min	Max	Units	Notes
F <sub>PLL-BW_TX-RX</sub>	-3dB bandwidth	4	16	MHz	
JitPk <sub>TX-RX</sub>	Jitter Peaking		3	dB	



### Table 2-17. Transmitter Voltage Swing

Voltage Swing Setting	Mean V <sub>TX-diffp-p-min</sub>	Mean V <sub>TX-diffp-p-max</sub>	Units
110 (L)	850	1200	mV
100 (M)	700	1000	mV
010 (S)	600	850	mV

#### Table 2-18. Transmitter De-emphasis (Swing Setting 110: Large)

De-emphasis Range			Measured Values After Inverse Equalization				
De-emphasis Setting	V <sub>TX-DE-ratio-</sub> min	V <sub>TX-DE</sub> -ratio- max	Minimum Swing	Maximum Swing	Units	Normalized swing delta (max)	
10.1 dB	9.3	11.0	680	1315	mV	0.450	
8.5 dB	7.8	9.3	685	1305	mV	0.400	
7.2 dB	6.6	7.8	700	1300	mV	0.390	
6.0 dB	5.5	6.6	700	1285	mV	0.300	
5.0 dB	4.5	5.5	700	1285	mV	0.290	

### Table 2-19. Transmitter De-emphasis (Swing Setting 100: Medium)

De-emphasis Range			Measured Values After Inverse Equalization				
De-emphasis Setting	V <sub>TX-DE-ratio-</sub> min	V <sub>TX-DE-ratio-</sub> max	Minimum Swing	Maximum Swing	Units	Normalized swing delta (max)	
8.5 dB	7.8	9.3	555	1100	mV	0.420	
7.2 dB	6.6	7.8	570	1095	mV	0.410	
6.0 dB	5.5	6.6	570	1095	mV	0.320	
5.0 dB	4.5	5.5	570	1095	mV	0.315	
4.1 dB	3.7	4.5	570	1090	mV	0.295	
3.3 dB	2.9	3.7	570	1090	mV	0.270	

### Table 2-20. Transmitter De-emphasis (Swing Setting 010: Small)

De-emphasis Range			Measured Values After Inverse Equalization			
De-emphasis Setting	V <sub>TX-DE-ratio-</sub> min	V <sub>TX-DE-ratio-</sub> max	Minimum Swing			Normalized swing delta (max)
6.0 dB	5.5	6.6	485	930	mV	0.345
5.0 dB	4.5	5.5	485	930	mV	0.335
4.1 dB	3.7	4.5	485	930	mV	0.320
3.3 dB	2.9	3.7	485	930	mV	0.295
2.5 dB	2.1	2.9	485	930	mV	0.290
1.8 dB	1.5	2.1	485	930	mV	0.285



#### 2.5.4.2 **Summary of Transmitter Output Specifications**

Symbol	Parameter	Min	Max	Units	Comments
V <sub>TX-CM-Ratio</sub>	Ratio of $V_{TX-CM}$ to measured $V_{TX-DIFFp-p}$ (DC)	23	27	%	
V <sub>TX-CM-AC-Ratio</sub>	Ratio of $V_{TX-CM-ACp-p}$ to measured $V_{TX-DIFFp-p}$ (DC)		7.5	%	
V <sub>TX-SE</sub>	Single-ended voltage (w.r.t. VSS) on D+/D-	-75	750	mV	1, 2
T <sub>TX_TJ</sub>	Transmitter total jitter		0.25		
T <sub>TX_DJ</sub>	Transmitter dual-dirac deterministic jitter		0.15	UI	
T <sub>TX_PWS</sub>	Transmitter pulse width shrinkage (data)		0.05		
T <sub>TX_CLK_PWS</sub>	Transmitter pulse width shrinkage (forwarded clock)		0.018	UI	
ER <sub>TX-RISE</sub> , ER <sub>TX-FALL</sub>	Differential TX output edge rates	10	30	V/ns	Differential voltage levels at ±100 mV Measured as: Note 1
RL <sub>TX-DIFF</sub>	Differential return loss	8		dB	Measured relative to 50 ohms over 0.1 GHz to 3.2 GHz.
RL <sub>TX-CM</sub>	Common mode return loss	6		dB	Measured relative to 50 ohms over 0.1 GHz to 3.2 GHz.
R <sub>TX</sub>	Transmitter termination resistance	37.4	47.6	Ω	
L <sub>TX-SKEW</sub>	Lane-to-lane skew at TX		100 + 2 UI	ps	
L <sub>TX-SKEW-CLK-DAT</sub>	TX clock-to-data skew	-0.2	0.2	ns	Forwarded clock delay - data delay
LTOT-SKEW-CLK-DAT	Total system clock-to-data skew	-1.5	1.5	ns	1
T <sub>TX-DRIFT</sub>	Maximum TX Drift		240	ps	3
BER	Bit Error Ratio		10-12		

#### Table 2-21. Summary of Differential Transmitter Output Specifications

#### Notes:

1.

2.

Specified at the package pins into a timing and voltage compliance test load. The maximum value is specified to be at least ( $V_{TX-DIFFp-p L} / 4$ ) +  $V_{TX-CM L}$  + ( $V_{TX-CM-ACp-p} / 2$ ) Measured from the reference clock edge to the center of the output eye. This specification must be met across specified voltage and temperature ranges for a single component. Drift rate of change is significantly below the tracking capability of 3. the receiver.

#### **Intel® SMI Differential Receiver Input Specifications** 2.5.4.3

The receiver definition starts from the input pin of the receiver end package and therefore includes the package and the receiver end device.

#### 2.5.4.3.1 **Receiver Input Compliance Eye Specification**


Following the specification of the transmitter, the receiver is specified in terms of the minimum input eye height that must be maintained at the input to the receiver, and under which the receiver must function at the specified data rates. In addition to eye height, there are timing specifications that must also be met for both the data lanes and the forwarded clock.

The receiver eye is referenced to  $V_{SS}$  and all input terminations at the receiver must be referenced to V<sub>SS</sub>. This input eye must be maintained for the entire duration of the RX test pattern. An appropriate average transmitter UI must be used as the interval for



measuring the eye diagram. The eye diagram is created using all edges of the RX test pattern. The eye diagrams shall be measured by observing a continuous pattern at the pin of the device. Note that the persistent eye diagram is used for determining conformance to voltage level specifications only.





### 2.5.4.4 Receiver Input Timing

The figure of merit for receiver input timing is the RX eye width, represented by the symbol  $T_{RX-Eye-Min}$ . The receiver eye width is measured with respect to a delayed version of the transmitted forwarded clock, as described in Section 2.5.4.5.

### 2.5.4.5 Summary of Receiver Input Specifications

Symbol	Parameter	Min	Max	Units	Comments
V <sub>RX-DIFFp-p</sub>	Differential peak-to-peak input voltage	115	1200	mV	$V_{RX-DIFFp-p} = 2* V_{RX-D+} - V_{RX-D-} $ Measured as: Note 1; see also Note 2
V <sub>RX-SE</sub>	Single-ended voltage (w.r.t. VSS) on D+/D-	-200	750	mV	3
V <sub>RX-DIFF-PULSE</sub>	Single-pulse peak differential input voltage	85		mV	3, 4
V <sub>RX-DIFF-ADJ-RATIO</sub>	$\begin{array}{l} \mbox{Amplitude ratio between} \\ \mbox{adjacent symbols,} \\ \mbox{V}_{RX-DIFFp-p} <= 1100 \mbox{ mV} \end{array}$		4.0		3, 5
T <sub>RX-Eye-MIN</sub>	Minimum RX Eye Width	0.50		UI	3, 6, 7
T <sub>RX-DJ-DD</sub>	Max RX eye closure due to dual- dirac deterministic jitter		0.40	UI	3, 6, 8, 9
T <sub>RX-PW-ZC</sub>	Single-pulse width at zero-voltage crossing	0.55		UI	3, 4
T <sub>RX-PW-ML</sub>	Single-pulse width at minimum- level crossing	0.2		UI	3, 4
V <sub>RX-CM-MinEH</sub>	Common mode of the input voltage $(V_{RX-DIFFp-p} = V_{RX-DIFFp-p-min})$	120	310	mV	$V_{RX-CM} = DC_{(avg)} \text{ of }  V_{RX-D+} + V_{RX-D-} /2$
V <sub>RX-CM-EH-Ratio</sub>	$\begin{array}{l} \mbox{Ratio of } V_{RX-DIFFp-p} \mbox{ increase to max} \\ \mbox{DC common mode increase } (V_{RX-} \\ \\ \mbox{DIFFp-p} > V_{RX-DIFFp-p-min}) \end{array}$	1			$V_{RX-DIFFp-p} >= V_{RX-DIFFp-p-min} + V_{RX-CM-EH-Ratio} * (V_{RX-CM} - 310 mV)$

#### Table 2-22. Summary of Differential Receiver Input Specifications (Sheet 1 of 2)



Symbol	Parameter	Min	Max	Units	Comments
V <sub>RX-CM-ABS</sub>	Common mode of the input voltage (Absolute max)		375	mV	$V_{RX-CM} = DC_{(avg)} \text{ of }  V_{RX-D+} + V_{RX-D-} /2$
V <sub>RX-CM-ACp-p</sub>	AC peak-to-peak common mode of input voltage		270	mV	$\label{eq:VRX-CM-AC} \begin{split} V_{RX-CM-AC} &= \\ Max \  V_{RX-D+} + V_{RX-D-} /2 - \\ Min \  V_{RX-D+} + V_{RX-D-} /2 \\ Measured \ as: \ Note \ 1 \end{split}$
V <sub>RX-CM-AC-EH-Ratio</sub>	Ratio of $V_{RX-CM-ACp-p}$ to minimum $V_{RX-DIFFp-p}$		45	%	11
RL <sub>RX-DIFF</sub>	Differential return loss	9		dB	Measured over 0.1GHz to 3.2 GHz. See also Note 12
RL <sub>RX-CM</sub>	Common mode return loss	6		dB	Measured over 0.1GHz to 3.2 GHz. See also Note 12
R <sub>RX</sub>	RX termination resistance	37.4	47.6	Ohm	
T <sub>RX-SKEW-CLK-DATA</sub>	RX skew between clock and data	0.0	1.0	ns	Forwarded clock delay - data delay
T <sub>RX-DRIFT</sub>	Minimum RX Drift Tolerance	600		ps	14
T <sub>FR-ENTRY</sub> -DETECT	Fast reset entry detect time		240	UI	
BER	Bit Error Ratio		10 <sup>-12</sup>		

#### Table 2-22. Summary of Differential Receiver Input Specifications (Sheet 2 of 2)

#### Notes:

- Specified at the package pins into a timing and voltage compliant test setup. 1.
- The  $V_{RX-DIFF_p-p}$  pin specification reflects a target eye height at the pad equal to 70 mV. 2.
- 3. Specified at the package pins into a timing and voltage compliance test setup.
- The single-pulse mask provides sufficient symbol energy for reliable RX reception. Each symbol must comply with both the 4. single-pulse mask and the cumulative eye mask.
- 5. The relative amplitude ratio limit between adjacent symbols prevents excessive inter-symbol interference in the Rx. Each symbol must comply with the peak amplitude ratio with regard to both the preceding and subsequent symbols.
- This number does not include the effects of SSC or reference clock jitter. 6.
- The  $T_{RX-Eye-MIN}$  pin specification reflects a target eye width at the pad equal to 0.45 UI. 7.
- The  $T_{RX-DJ-DD}$  pin specification reflects a target max deterministic jitter at the pad equal to 0.45 UI. 8.
- 9
- Defined as the dual-dirac deterministic jitter at the receiver input. Allows for 15 mV DC offset between transmit and receive devices. 10.
- The received differential signal must satisfy both this ratio as well as the absolute maximum AC peak-to-peak common mode 11. specification. For example, if  $V_{RX-DIFFp-p}$  is 200 mV, the maximum AC peak-to-peak common mode is the lesser of
- (200 mV \* 0.45 = 90 mV) and  $V_{RX-CM-ACp-p}$ . One of the components that contribute to the deterioration of the return loss is the ESD structure which needs to be carefully 12. designed.
- The termination small signal resistance; tolerance over the entire signaling voltage range shall not exceed  $\pm$  5  $\Omega$ . 13.
- Measured from the reference clock edge to the center of the input eye. This specification must be met across specified voltage 14. and temperature ranges for a single component. Drift rate of change is significantly below the tracking capability of the receiver.

#### **Platform Environmental Control Interface (PECI)** 2.6 **DC Specifications**

PECI is an Intel proprietary interface that provides a communication channel between Intel processors and chipset components to external thermal monitoring devices. The Intel Xeon Processor E7-8800/4800/2800 Product Families processor contains a Digital Thermal Sensor (DTS) that reports a relative die temperature as an offset from  $T_{CC}$ 



activation temperature. Temperature sensors located throughout the die are implemented as analog-to-digital converters calibrated at the factory. PECI provides an interface for external devices to read processor die and DRAM temperatures, perform processor manageability functions, and manage processor interface tuning and diagnostics.

## 2.6.1 DC Characteristics

The PECI interface operates at a nominal voltage set by  $V_{IOC}$ . The set of DC electrical specifications shown in Table 2-23 is used with devices normally operating from a  $V_{IOC}$  interface supply.  $V_{IOC}$  nominal levels will vary between processor families. All PECI devices will operate at the  $V_{IOC}$  level determined by the processor installed in the system. For specific nominal  $V_{IOC}$  levels, refer to Table 2-23.

Table 2-23.         PECI DC Electrical Limits
---

Symbol	Definition and Conditions	Min	Мах	Units	Notes 1
V <sub>in</sub>	Input Voltage Range	-0.150	$V_{IOC} + 0.15$	V	
V <sub>hysteresis</sub>	Hysteresis	0.1 * V <sub>IOC</sub>		V	
V <sub>n</sub>	Negative-edge threshold voltage	0.275 * V <sub>IOC</sub>	0.50 * V <sub>IoC</sub>	V	2
Vp	Positive-edge threshold voltage	0.55 * V <sub>IOC</sub>	0.725 * V <sub>IOC</sub>	V	2
I <sub>sink</sub>	Low level output sink $(V_{OL} = 0.25 * V_{IOC})$	0.5	1.0	mA	
I <sub>leak+</sub>	High impedance state leakage to $V_{IOC}$ $(V_{leak} = V_{OL})$	N/A	50	μΑ	3
I <sub>leak-</sub>	High impedance leakage to GND $(V_{leak} = V_{OH})$	N/A	25	μA	3
C <sub>bus</sub>	Bus capacitance per node	N/A	10	pF	4,5
V <sub>noise</sub>	Signal noise immunity above 300 MHz	0.1 * V <sub>IOC</sub>	N/A	V <sub>p-p</sub>	

#### Note:


- 1.  $V_{IOC}$  supplies the PECI interface. PECI behavior does not affect  $V_{IOC}$  min/max specifications.
- It is expected that the PECI driver will take in to account, the variance in the receiver input thresholds and consequently, be able to drive its output within safe limits (-0.15V to 0.275\*V<sub>IOC</sub> for the low level and 0.725\*V<sub>IOC</sub> to V<sub>IOC</sub>+0.15 for the high level).
- 3. The leakage specification applies to powered devices on the PECI bus.
- 4. One node is counted for each client and one node for the system host. Extended trace lengths might appear as additional nodes.
- 5. Excessive capacitive loading on the PECI line may slow down the signal rise/fall times and consequently limit the maximum bit rate at which the interface can operate.

### 2.6.2 Input Device Hysteresis

The input buffers in both client and host models must use a Schmitt-triggered input design for improved noise immunity. Use Figure 2-10 as a guide for input buffer design.



Figure 2-10. Input Device Hysteresis



#### **DC Specifications** 2.7

#### Table 2-24. TAP, Strap Pins, Error, Powerup, RESET, Thermal, VID Signal Group DC Specifications

Symbol	Parameter	Min	Тур	Max	Units	Notes 1
V <sub>IL</sub>	Input Low Voltage	-0.1		0.54 <sub>*</sub> V <sub>IOF</sub>	V	2,3
V <sub>IH</sub>	Input High Voltage	$0.86 * V_{IOF}$			V	2
V <sub>OL</sub>	Output Low Voltage			$V_{IOC} * R_{ON} / (R_{ON} + R_{sys\_term})$	V	2,5
V <sub>OH</sub>	Output High Voltage	V <sub>IOC</sub>			V	2
Rtt	On Die Pull Up Termination	42.5	50	57.5	Ohm	
T <sub>CO</sub>	T <sub>CO</sub> time from SYSCLK pin till signal valid at output	0.5		2.9	ns	3
Setup Time	Control Sideband Input signals with respect to SYSCLK	900			ps	4
Hold Time	Control Sideband Input signals with respect to SYSCLK	900			ps	4
POC/ Reset Setup Time	Power-On Configuration Setup Time	2			SYSCLK	
POC/ Reset Hold Time	Power-On Configuration Hold Time	108			SYSCLK	
R <sub>ON</sub>	Control Sideband Buffer on Resistance	8		18	Ohm	
ILI	Input Leakage Current			± 200	μΑ	6

#### Notes:

Unless otherwise noted, all specifications in this table apply to all processor frequencies. The  $V_{\rm IO}$  referred to in these specifications refers to instantaneous  $V_{\rm IO}$ 1.

2.

Based on a test load of  $50\Omega$  to V<sub>IOC</sub>.

3. 4. Specified for synchronous signals.

 $R_{SYS}$  TERM is the termination on the system, not part of the processor. Intel<sup>®</sup> Trusted Execution Technology for Servers Input Leakage Current Maximum is ±50 uA. 5. 6.



Pin	Parameter	Min	Тур	Max	Units	Notes 1
SKTID[2:0]	Input Low Voltage	<0.54 V <sub>IOC</sub>			V	3
	Input High Voltage			>0.7 V <sub>CC</sub>	V	2
	Leakage limit low			5	uA	3
	Leakage limit high			4.2	mA	2
THERMALERT	Leakage limit low			2.6	mA	3
	Leakage limit high			5	uA	

#### Table 2-25. Miscellaneous DC Specifications

#### Notes:

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.

2. Recommended strapping high is  $1K - 10K \Omega$ .

3. Recommended strapping low is <100  $\Omega$ .

## 2.8 AC Specifications

The processor timings specified in this section are defined at the processor pads. Therefore, proper simulation of the signals is the only means to verify proper timing and signal quality.

Table 2-26 through Table 2-28 list the AC specifications associated with the processor. See Chapter 5 for signal definitions.

The timings specified in this section should be used in conjunction with the processor signal integrity models provided by Intel. Intel QPI, SMI and sideband layout guidelines are also available in the appropriate platform design guidelines.

*Note:* Care should be taken to read all notes associated with a particular timing parameter.

Symbol	Parameter	Min	Nom	Мах	Unit	Figure	Notes
f <sub>REFCLK</sub> (SSC-off)	System Reference Clock frequency	133.29	133.33	133.37	MHz		
f <sub>REFCLK</sub> (SSC-on)	System Reference Clock frequency	132.62	133.33	133.37	MHz		
T <sub>Rise</sub> , T <sub>Fall</sub>	Rise time, fall time.	175		700	ps		1, 2
T <sub>Refclk-Dutycycle</sub>	Duty cycle of reference clock.	40	50	60	% period		3
ER <sub>Refclk</sub> -diff-Rise, ER <sub>Refclk</sub> -diff-Fall	Differential Rising and falling edge rates	1		4	V/ns		3, 4
C <sub>I-</sub> CK	Clock Input Capacitance	0.2		1.0	pF		
VL	Differential Input Low Voltage			-0.15	V		3
VH	Differential Input High Voltage	0.15			V		3
V <sub>cross</sub>	Absolute Crossing Point	0.25	0.35	0.55	V		1, 5, 6
V <sub>cross</sub> (rel)	Relative Crossing Point	0.25 + 0.5*(VH <sub>avg</sub> - 0.700)		0.55 + 0.5*(VH <sub>avg</sub> - 0.700)			5, 7
V <sub>cross</sub> Delta	V <sub>cross</sub> variation	-	-	0.14	V		1, 5, 8
V <sub>max</sub> (Absolute Overshoot)	Single-ended maximum voltage	-	-	1.15	V		1, 9

#### Table 2-26. System Reference Clock AC Specifications (Sheet 1 of 2)



	-	_	-			_	
Symbol	Parameter	Min	Nom	Max	Unit	Figure	Notes
V <sub>min</sub> (Absolute Undershoot)	Single-ended minimum voltage	-0.3	-	-	V		1, 10
VRB-Diff	Differential ringback voltage threshold	-100		100	mV		3, 11
T <sub>Stable</sub>	Allowed time before ringback	500			ps		3, 11

#### Table 2-26. System Reference Clock AC Specifications (Sheet 2 of 2)

#### Notes:

1. Measurement taken from single ended waveform.

2. Rise and Fall times are measured single ended between 245 mV and 455 mV of the clock swing.

3. Measurement taken from differential waveform.

 Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFLCLK). The signal must be monotic through the measurement region for rise and fall time. The 300 mV measurement window is centred on the differential zero crossing. See Figure 2-25

5. Measured at crossing point where the instantaneous voltage value of the rising edge REFCLK+ equals the falling edge REFCLK-. See Figure 2-26.

6. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 2-26.

 VHavg is the statistical average of the VH measured by the oscilloscope. The purpose of defining relative crossing point voltages is to prevent a 250 mV Vcross with a 850 mV VH. Also this prevents the case of a 550 mV Vcross with a 660 mV VH. See Figure 2-21.

8. Defined as the total variation of all crossing voltages of Rising REFCLK+ and falling REFCLK-. This is the maximum allowed variance in Vcross for any particular system. See Figure 2-27.

- 9. Defined as the maximum instantaneous voltage including overshoot. See Figure 2-26.
- 10. Defined as the minimum instantaneous voltage including overshoot. See Figure 2-26.
- 11. TStable is the time the differential clock must maintain a minimum ±150 mV differential voltage after rising/falling edges before it is allowed to droop back into the VRB ±100 mV range. See Figure 2-22.

#### Table 2-27. Miscellaneous GTL AC Specifications

T# Parameter	Min	Max	Unit	Figure	Notes 1, 2
Asynchronous GTL input pulse width	8		SYSCLKs		
ERROR[0]_N, ERROR[1]_N, THERMTRIP_N, PROCHOT_N Output Edge Rate	0.7	2.3	V/ns		1, 3
ERROR[0]_N pulse width	16	16	b-clocks		
MEM_THROTTLE0_N, MEM_THROTTLE1_N, Intel TXT, RUNBIST, Input Edge Rate	0.5		V/ns		
FORCE_PR_N pulse width	500		μs	2-18	
PROCHOT_N pulse width	500		μs	2-18	
PWRGOOD rise time		20	ns		
PWRGOOD, RESET_N, FORCE_PR_N, ERROR[0]_N, ERROR[1]_N, SKTDIS_N Input Edge Rates	0.1		V/ns		2, 3, 4
RESET_N hold time w.r.t SYSCLK/SYSCLK_N		0.5	ns	2-11	5
RESET_N pulse width while PWRGOOD is active	1		ms		
SYSCLK stable to PWRGOOD assertion	10		SYSCLK		
THERMTRIP_N assertion until Vcc, and VCCCACHE removal		500	ms	2-12	
Vcc stable to PWRGOOD assertion	0.05	500	ms		
V <sub>REG</sub> stable to PWRGOOD assertion	1		ms		
$V_{IO}$ stable to VIOPWRGOOD assertion	1	500	ms		
VIOPWRGOOD de-assertion to V <sub>io</sub> outside specification	100		ns		
VIOPWRGOOD rise time		20	ns		
PWRGOOD assertion to RESET_N de-assertion	34		ms		



#### Notes:

These values are based on driving a 50 $\Omega$  transmission line into a 50 $\Omega$  pullup. 1.

- 2. Deterministic reset. 3.
  - Inspection range is VIL Max to VIH Min. When a signal ledge presents between VIL and VIH region,
  - measure the first edge rate from VIL (or VIH) to the first inflection point, then measure the second edge rate from the second inflection point to VIH (or VIL) and divide the sum of the two edge rates by two, to generate the final edge rate number.
- Error signals are 0.1 V/ns if non-monotonic, and 0.05 V/ns if monotonic. 4.
- 5. For production platforms, reset determinism is not required.


#### Table 2-28. VID Signal Group AC Specifications

T # Parameter	Min	Max	Unit	Figure	Notes 1, 2
VID Step Time	-	-	μs	2-29	
VID Down Transition to Valid $V_{CCP}$ (min)	-	-	μs	2-28,2-29	
VID Up Transition to Valid V <sub>CCP</sub> (min)	-	-	μs	2-28,2-29	
VID Down Transition to Valid V <sub>CCP</sub> (max)	-	-	μs	2-28,2-29	
VID Up Transition to Valid V <sub>CCP</sub> (max)	-	-	μs	2-28,2-29	


#### Notes:

- See Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.1 Design 1. Guidelines for addition information. 2.
  - Platform support for VID transitions is required for the processor to operate within specifications.

#### Figure 2-11. RESET\_N SEtup/Hold Time for Deterministic RESET\_N Deassertion




#### Figure 2-12. THERMTRIP\_N Power Down Sequence





#### Figure 2-13. VID Step Times



#### Table 2-29. SMBus and SPDBus Signal Group AC Timing Specifications

Symbol	Parameter	Min	Max	Unit	Figure	Notes 1, 2
Transmitter a	and Receiver Timings			•		
F <sub>SMB</sub>	SMBCLK Frequency	10	100	kHz		
ТСК	SMBCLK Period	10	100	μs		
t <sub>LOW</sub>	SMBCLK High Time	4		μs	2-14	
t <sub>HIGH</sub>	SMBCLK Low Time	4.7		μs	2-14	
t <sub>R</sub>	SMBus Rise Time		1	μs	2-14	3
t <sub>F</sub>	SMBus Fall Time		0.3	μs	2-14	3
T <sub>AA</sub>	SMBus Output Valid Delay	0.1	4.5	μs	2-15	
t <sub>SU;DAT</sub>	SMBus Input Setup Time	250		ns	2-14	
t <sub>HD;DAT</sub>	SMBus Input Hold Time	0		ns	2-14	
Vil, SMBus	SMBus Vil	-0.3	Vcc33 x 0.3	V		
Vih, SMBus	SMBus Vih	Vcc33 x 0.7	Vcc33 + 0.5	V		
Vol, SMBus	SMBus Vol Vcc >2.5		0.4	V		
	SMBus Vol Vcc <= 2.5		0.2	V		
t <sub>BUF</sub>	Bus Free Time between Stop and Start Condition	4.7		μs	2-14	4, 5
t <sub>HD;STA</sub>	Hold Time after Repeated Start Condition	4.0		μs	2-14	
t <sub>SU;STA</sub>	Repeated Start Condition Setup Time	4.7		μs	2-14	
t <sub>SU;STD</sub>	Stop Condition Setup Time	4.0		μs	2-14	

#### Notes:

<sup>1.</sup> 

**es:** These parameters are based on design characterization and are not tested. All AC timings for the SMBus signals are referenced at  $V_{IL\_MAX}$  or  $V_{IL\_MIN}$  and measured at the processor pins. Refer to Figure 2-14. Rise time is measured from ( $V_{IL\_MAX} - 0.15V$ ) to ( $V_{IH\_MIN} + 0.15V$ ). Fall time is measured from (0.9 \* VCC33) to ( $V_{IL\_MAX} - 0.15V$ ). Minimum time allowed between request cycles. 2.


<sup>3.</sup> 

<sup>4.</sup> 


Following a write transaction, an internal write cycle time of 10ms must be allowed before starting the next 5. transaction.



Figure 2-14. SMBus Timing Waveform



#### Figure 2-15. SMBus Valid Delay Timing Waveform



#### Table 2-30. FLASHROM Signal Group AC Timing Specifications

Symbol	Parameter	Min	Max	Unit	Figure	Notes
F <sub>FLASHROM</sub>	FLASHROM_CLK Frequency	0	66.67	MHz		
Slew <sub>DATAI</sub>	FLASHROM_DATI Edge Rate	0.5		V/ns		1
Slew <sub>DATAO</sub>	FLASHROM_DATO Edge Rate	0.7	2.3	V/ns		2
t <sub>CS_AS</sub>	FLASHROM_CS[3:0]_N assertion before first FLASHROM_CLK	10		ns	2-16	
t <sub>CS_DE</sub>	FLASHROM_CS[3:0]_N deassertion after last FLASHROM_CLK	12		ns	2-16	
t <sub>SETUP</sub>	FLASHROM_DATI setup time	6		ns	2-16	
t <sub>HOLD</sub>	FLASHROM_DATI hold time	0		ns	2-16	
t <sub>DELAY</sub>	FLASHROM_DATO Valid Delay	-2.0	2.0	ns	2-16	


#### Notes:

All input edge rates are specified between V<sub>IL</sub>(max) and V<sub>IH</sub>(min), and output edge rates are specified between V<sub>OL</sub>(max) and V<sub>OH</sub>(min). These values are based on driving a 50 $\Omega$  transmission line into a 50 $\Omega$  pullup. 1.

2.



#### Figure 2-16. FLASHROM Timing Waveform



#### **Table 2-31.TAP Signal Group AC Timing Specifications**

Symbol	Parameter	Min	Max	Unit	Figure	Notes 1, 2
Transmitter ar	nd Receiver Timings					
F <sub>TAP</sub>	TCK Frequency		66	MHz	2-17	3
Tp	TCK Period	15		ns		
Τ <sub>S</sub>	TDI, TMS Setup Time	7.5		ns	2-17	4, 5
Т <sub>Н</sub>	TDI, TMS Hold Time	7.5		ns	2-17	4, 6
Τ <sub>X</sub>	TDO Clock to Output Delay	7.5	24	ns	2-17	6
	TRST_N Assert Time	30		ns	2-18	7


#### Notes:

Not 100% tested. These parameters are based on design characterization. It is recommended that TMS be asserted while TRST\_N is being deasserted. This specification is based on the capabilities of the ITP-XDP debug port tool, not on processor silicon.

1. 2. 3. 4. 5. Referenced to the rising edge of TCK. Specification for a minimum swing defined between TAP  $V_{T-}$  to  $V_{T+}$ . This assumes a minimum edge rate of 0.5 M/m 0.5 V/ns.


- 6. 7.
- Referenced to the falling edge of TCK. TRST\_N must be held asserted for 2 TCK periods to be guaranteed that it is recognized by the processor.

#### Figure 2-17. TAP Valid Delay Timing Waveform





# Figure 2-18. Test Reset (TRST\_N), Force\_PR\_N, RESET\_N and PROCHOT\_N Pulse Width Waveform



# 2.9 **Processor AC Timing Waveforms**

The following figures are used in conjunction with the AC timing tables, Table 2-26 through Table 2-28.


Note:

For Figure 2-21 through Figure 2-29, the following apply:


- All common clock AC timings signals are referenced to the Crossing Voltage (V<sub>CROSS</sub>) of the SYSCLK\_DP, SYSCLK\_DN at rising edge of SYSCLK\_DP.
- All source synchronous AC timings are referenced to their associated strobe (address or data). Source synchronous data signals are referenced to the falling edge of their associated data strobe. Source synchronous address signals are referenced to the rising and falling edge of their associated address strobe.
- All AC timings for the TAP signals are referenced to the TCK at 0.5 \*  $V_{\rm IO}$  at the processor lands. All TAP signal timings (TMS, TDI, and so on) are referenced at 0.5 \*  $V_{\rm IO}$  at the processor die (pads).
- All CMOS signal timings are referenced at 0.5 \*  $V_{IO}$  at the processor lands.

The Intel QPI electrical test setup are shown in figures Figure 2-19 and Figure 2-20.

#### Figure 2-19. Intel QPI System Interface Electrical Test Setup for Validating Standalone TX Voltage and Timing Parameters









#### Figure 2-20. Intel QPI System Interface Electrical Test Setup for Validating TX + Worst-Case Interconnect Specifications

Figure 2-21. Differential Clock Waveform









#### Figure 2-22. Differential Clock Crosspoint Specification






#### Figure 2-24. Differential Measurement Point for Ringback







#### Figure 2-25. Differential Measurement Points for Rise and Fall time

Figure 2-26. Single-Ended Measurement Points for Absolute Cross Point and Swing





Figure 2-27. Single-Ended Measurement Points for Delta Cross Point









Figure 2-28. Voltage Sequence Timing Requirements



#### Note:

- 3.3 V supplies power to on-package parts, including the PIROM/OEM scratch pad. 3.3V must be up at a minimum of 100ms before PWRGOOD is asserted. 1.
- SKTOCC\_N is pulled to an appropriate platform rail; when socket is occupied, package pulls the signal to 2. VSS. Here, SKTOCC\_N is assumed pulled to 3.3 V.
- VIOVIDs are pulled up to an appropriate platform rail. The package pulls appropriate VIO VIDs to VSS. 3.
- For integrated memory, Millbrook is sequenced after VIO is true. System implementation decides whether 4. installed hot plug memory cards are sequenced with or after system power is up.
- SMB, SM\_WP, SPD, SKTID inputs/bidir are 3.3 V-rail related pins. All other misc IO are VIO-related, 5. including other strapping pins (BOOTMODE pins), INT and error (BIDIR). Vio related pins must not be driven above VCCIO. Resistive pull-ups need to be tied to VCCIO; actively driven signals must be gated by VIOPWRGOOD.
- 6. Weak pullups/downs assumed on VID pins, for VID POC sampling.
- Reset\_N is an asynchronous input for normal production usage. 7.
- SKTID must be valid with 3.3V for proper PIROM/OEM scratch pad addressing and must stay valid. SKTID is 8. latched by processor only on a PWRGOOD toggle. SKTID must be driven valid before the assertion of PWRGOOD on a cold-reset.
- RESET straps: During all resets, reset-latched straps must meet the following setup and hold. Cold reset: Must be stable 2 bclks prior to assertion of PWRGOOD and Reset Warm reset: Must be stable 2 bclks prior to assertion of Reset Hold time: Must be stable 108 bclks hold after deassertion of Reset. Reset-latched 9. straps include BOOTMODE, Intel® Trusted Execution Technology for Servers, FLASHROM\_CFG[2:0], SKTDIS\_N, and RUNBIST. BOOTMODE & Intel TXT pins are latched only after a processor cold-reset (that is, system power-up or PWRGOOD-reset). RUNBIST: Is reset-deassertion latched. It is a dynamic signal. (system can assert, during runtime but must meet reset setup/hold requirements).
- 10. SKTDIS\_N has no affect on inputs. It also has no impact to SMB pins and package-strapped pins (SKTOCC\_N, PROCID\_N). The following outputs are not tri-stated by SKTDIS#: TDO, PSI\_N, PSI\_CACHE\_N, VIDs, and CVIDs. SKTDIS\_N is transparent while reset is asserted. SKTDIS\_N is latched at reset assertion. NOTE: SKTDIS\_N has no impact on internal logic (logic is not disabled). A PWRGOOD-reset might be required when the SKT is "enabled" again. \* indicates a VR11.1 value.
- 11.
- 12. Suggested normal power down should have the opposite sequence. At the minimum, Intel Xeon Processor E7-8800/4800/2800 Product Families processor VRs can be disabled in parallel subject to the power rail's capacitive drain time.
- In order to ensure Timestamp Counter (TSC) synchronization across sockets in multi-socket systems, the 13. RESET# de-assertion edge should arrive at the same BCLK rising edge on all sockets and should meet Tsu (setup) and Th (hold) requirements. This is relative to the first cold reset in the system. The delay from cold to any warm reset needs to be the same on each socket.

#### Figure 2-29. VID Step Times and Vcc Waveforms





## 2.10 Flexible Motherboard Guidelines

The Flexible Motherboard (FMB) guidelines are estimates of the maximum ratings that the Intel Xeon Processor E7-8800/4800/2800 Product Families processor will have over certain time periods. The ratings are only estimates as actual specifications for future processors may differ. The VR 11.1 specification is developed to meet FMB Voltage Specification values required by all Intel Xeon Processor E7-8800/4800/2800 Product Families processor SKUs.

## 2.11 Reserved (RSVD) or Unused Signals

All Reserved signals must be left unconnected on the motherboard. Any deviation in connection of these signals to any power rail or other signals can result in component malfunction or incompatibility with future processors. See Chapter 4 for socket land listing of the processor and the location of all signals, including RSVD signals.

Unused Intel QPI or Intel SMI input ports may be left as no-connects.

## 2.12 Test Access Port Connection

The recommended TAP connectivity will be detailed in an upcoming document release.

## 2.13 Mixing Processors

Intel supports and validates multiple processor configurations only in which all processors operate with the same Intel QPI frequency, core frequency, power segment, have the same number of cores, and have the same internal cache sizes. Mixing components operating at different internal clock frequencies is not supported and will not be validated by Intel. Combining processors from different power segments is also not supported.

## 2.14 **Processor SPD Interface**

The processor SPD Interface is used for memory initialization including the set up and use of the memory thermal sensor on-board the Intel<sup>®</sup> 7500 scalable memory buffer. Base board management controllers (BMC) can use the PECI interface to the SPD engine for access to this thermal data.

The SPD master in the processor supports 100 kHz operation and the following set of commands:

Send Byte and Receive Byte

Write Byte and Read Byte

Write Word and Read Word

The SPD Interface does not support bus arbitration or clock stretching.



**Electrical Specifications** 



# **3** Processor Package Mechanical Specifications

## 3.1 Package Mechanical Specifications


The processor is packaged in a Flip-Chip Land Grid Array (FC-LGA8) package that interfaces with the motherboard via an LGA1567 socket. The package consists of a processor mounted on a substrate land-carrier. An integrated heat spreader (IHS) is attached to the package substrate and core and serves as the mating surface for processor component thermal solutions, such as a heatsink. Figure 3-1 shows a sketch of the processor package components and how they are assembled together.

**Note:** Processor package mechanical information and drawings provided in this section are preliminary and subject to change.

The package components shown in Figure 3-1 include the following:

- 1. Integrated Heat Spreader (IHS)
- 2. Processor core (die)
- 3. Package substrate
- 4. Capacitors

#### Figure 3-1. Processor Package Assembly Sketch



Note:

1. Socket and motherboard are included for reference and are not part of processor package.




## 3.1.1 Package Mechanical Drawing

The package mechanical drawings are shown in Figure 3-2 and Figure 3-3. The drawings include dimensions necessary to design a thermal solution for the processor. All drawing dimensions are in mm. These dimensions include:


- 1. Package reference with tolerances (total height, length, width, etc.)
- 2. IHS parallelism and tilt
- 3. Land dimensions
- 4. Top-side and back-side component keep-out dimensions
- 5. Reference datums











#### Figure 3-3. Processor Package Drawing (Sheet 2 of 2)



### **3.1.2 Processor Component Keep-Out Zones**

The processor may contain components on the substrate that define component keep-out zone requirements. A thermal and mechanical solution design must not intrude into the required keep-out zones. Decoupling capacitors are typically mounted to either the topside or land-side of the package substrate. See Figure 3-2 and Figure 3-3 for keep-out zones. The location and quantity of package capacitors may change due to manufacturing efficiencies but will remain within the component keep-in.

### 3.1.3 Package Loading Specifications

Table 3-1 provides dynamic and static load specifications for the processor package. These mechanical maximum load limits should not be exceeded during heatsink assembly, shipping conditions, or standard use condition. Also, any mechanical system or component testing should not exceed the maximum limits. The processor package substrate should not be used as a mechanical reference or load-bearing surface for thermal and mechanical solution. The minimum loading specification must be maintained by any thermal and mechanical solutions.

### Table 3-1. Processor Loading Specifications

Parameter	Maximum	Notes
Static Compressive Load	755 N	Allowable load on the package IHS See notes 1, 2, 3
Dynamic Compressive Load	490 N	See notes 1, 3, 4
Transient Bend Load	778 N	See note 4

#### Notes:

- These specifications apply to uniform compressive loading in a direction normal to the processor IHS.
   This is the maximum static force that can be applied by the heatsink and retention solution to maintain the
- heatsink and processor interface. 3. These specifications are based on limited testing for design characterization. Loading limits are for the package only and do not include the limits of the processor socket.
- Dynamic loading is defined as an 11-ms duration average load superimposed on the static load requirement.

### **3.1.4 Package Handling Guidelines**

Table 3-2 includes a list of guidelines on package handling in terms of recommended maximum loading on the processor IHS relative to a fixed substrate. These package handling loads may be experienced during heatsink removal.

#### Table 3-2. Package Handling Guidelines

Parameter	Maximum	Notes
Shear	355 N	
Tensile	155 N	
Torque	7.9 N-m	

### **3.1.5 Package Insertion Specifications**

The processor can be inserted into and removed from an LGA1567 socket 15 times.



### **3.1.6 Processor Mass Specification**

The typical mass of the processor is  $\sim$ 40g. This mass [weight] includes all the components that are included in the package.

### 3.1.7 Processor Materials

Table 3-3 lists some of the package components and associated materials.


#### Table 3-3.Processor Materials

Component	Material
Integrated Heat Spreader (IHS)	Nickel Plated Copper
Substrate	Fiber Reinforced Resin
Substrate Lands	Gold Plated Copper

### 3.1.8 Processor Markings

Figure 3-4 shows the topside markings on the processor. This diagram is to aid in the identification of the processor.

#### Figure 3-4. Processor Top-Side Markings



#### Table 3-4. Mark Content


Mark ID	Value	Notes
Line 1	INTEL [m] [c] 'YY	
Line 2	SUB-BRAND	SSPEC - SUB BRAND
Line 3	SSPEC XXXXX	S-SPEC: Product Specification Number XXXXX: Country of Origin
Line 4	PROC# FREQ/CACHE/INTC	INTC: Processor Interconnect Speed
Line 5	{FPO} {e4}	{Final Process Order Number} {Lead free}
2D Matrix	PROC# S-SPEC FPO SN	



## **3.1.9 Processor Land Coordinates**

Figure 3-5 shows the top view of the processor land coordinates. The coordinates are referred to throughout the document to identify processor lands.





§



Processor Package Mechanical Specifications



# 4 Pin Listing

# 4.1 **Processor Package Bottom Land Assignments**

This section provides a sorted package bottom pin list in Table 4-1 and Table 4-2. Table 4-1 is a listing of all processor package bottom side lands ordered alphabetically by socket name, and Table 4-2 is a listing ordered by land number.

### 4.1.1 Processor Pin List, Sorted by Socket Name

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 1 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
BOOTMODE[0]	BH10	GTL	Ι
BOOTMODE[1]	BH11	GTL	Ι
CVID[1]	BL16	CMOS	0
CVID[2]	BK16	CMOS	0
CVID[3]	BJ16	CMOS	0
CVID[4]	BM17	CMOS	0
CVID[5]	BL17	CMOS	0
CVID[6]	BM18	CMOS	0
CVID[7]	BL18	CMOS	0
ERROR0_N	G3	GTL OD	IO
ERROR1_N	G4	GTL OD	IO
FBD0NBIAN[0]	BE8	Differential	Ι
FBD0NBIAN[1]	BF8	Differential	Ι
FBD0NBIAN[10]	BC6	Differential	Ι
FBD0NBIAN[11]	BC8	Differential	Ι
FBD0NBIAN[12]	BH6	Differential	Ι
FBD0NBIAN[13]	BK8	Differential	Ι
FBD0NBIAN[2]	BH8	Differential	Ι
FBD0NBIAN[3]	BL10	Differential	Ι
FBD0NBIAN[4]	BM8	Differential	Ι
FBD0NBIAN[5]	BK9	Differential	Ι
FBD0NBIAN[6]	BG5	Differential	Ι
FBD0NBIAN[7]	BF6	Differential	Ι
FBD0NBIAN[8]	BE6	Differential	Ι
FBD0NBIAN[9]	BD5	Differential	I
FBD0NBIAP[0]	BD8	Differential	I
FBD0NBIAP[1]	BF9	Differential	Ι
FBD0NBIAP[10]	BD6	Differential	I
FBD0NBIAP[11]	BC7	Differential	Ι
FBD0NBIAP[12]	BH7	Differential	I

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 2 of 39)

Socket (EMTS)	Land #	Format	IO	
FBD0NBIAP[13]	BL8	Differential	Ι	
FBD0NBIAP[2]	BG8	Differential	Ι	
FBD0NBIAP[3]	BM10	Differential	Ι	
FBD0NBIAP[4]	BM9	Differential	Ι	
FBD0NBIAP[5]	BK10	Differential	Ι	
FBD0NBIAP[6]	BH5	Differential	Ι	
FBD0NBIAP[7]	BG6	Differential	Ι	
FBD0NBIAP[8]	BE7	Differential	Ι	
FBD0NBIAP[9]	BE5	Differential	Ι	
FBD0NBIBN[0]	BG4	Differential	Ι	
FBD0NBIBN[1]	BK6	Differential	Ι	
FBD0NBIBN[10]	BC4	Differential	Ι	
FBD0NBIBN[11]	BC3	Differential	Ι	
FBD0NBIBN[12]	BH2	Differential	Ι	
FBD0NBIBN[13]	BK2	Differential	Ι	
FBD0NBIBN[2]	BL6	Differential	Ι	
FBD0NBIBN[3]	BM5	Differential	Ι	
FBD0NBIBN[4]	BK5	Differential	Ι	
FBD0NBIBN[5]	BJ4	Differential	Ι	
FBD0NBIBN[6]	BG1	Differential	Ι	
FBD0NBIBN[7]	BF1	Differential	Ι	
FBD0NBIBN[8]	BE3	Differential	Ι	
FBD0NBIBN[9]	BD2	Differential	Ι	
FBD0NBIBP[0]	BF4	Differential	Ι	
FBD0NBIBP[1]	BJ6	Differential	Ι	
FBD0NBIBP[10]	BD4	Differential	Ι	
FBD0NBIBP[11]	BC2	Differential	Ι	
FBD0NBIBP[12]	BJ2	Differential	Ι	
FBD0NBIBP[13]	BK3	Differential	Ι	
FBD0NBIBP[2]	BL7	Differential	Ι	



# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 3 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
FBD0NBIBP[3]	BM6	Differential	I
FBD0NBIBP[4]	BL5	Differential	I
FBD0NBIBP[5]	BK4	Differential	Ι
FBD0NBIBP[6]	BH1	Differential	Ι
FBD0NBIBP[7]	BF2	Differential	Ι
FBD0NBIBP[8]	BE4	Differential	Ι
FBD0NBIBP[9]	BE2	Differential	I
FBD0NBICLKAN0	BJ8	Differential	Ι
FBD0NBICLKAP0	BJ9	Differential	Ι
FBD0NBICLKBN0	BH3	Differential	Ι
FBD0NBICLKBP0	BH4	Differential	Ι
FBD0SBOAN[0]	BA5	Differential	0
FBD0SBOAN[1]	AY7	Differential	0
FBD0SBOAN[10]	AW8	Differential	0
FBD0SBOAN[2]	AW5	Differential	0
FBD0SBOAN[3]	AV6	Differential	0
FBD0SBOAN[4]	AU7	Differential	0
FBD0SBOAN[5]	AT8	Differential	0
FBD0SBOAN[6]	AP7	Differential	0
FBD0SBOAN[7]	AN6	Differential	0
FBD0SBOAN[8]	AP8	Differential	0
FBD0SBOAN[9]	AR6	Differential	0
FBD0SBOAP[0]	BA6	Differential	0
FBD0SBOAP[1]	AY8	Differential	0
FBD0SBOAP[10]	AV8	Differential	0
FBD0SBOAP[2]	AY5	Differential	0
FBD0SBOAP[3]	AW6	Differential	0
FBD0SBOAP[4]	AV7	Differential	0
FBD0SBOAP[5]	AT7	Differential	0
FBD0SBOAP[6]	AP6	Differential	0
FBD0SBOAP[7]	AN5	Differential	0
FBD0SBOAP[8]	AR8	Differential	0
FBD0SBOAP[9]	AT6	Differential	0
FBD0SBOBN[0]	AW4	Differential	0
FBD0SBOBN[1]	AY3	Differential	0
FBD0SBOBN[10]	AM4	Differential	0
FBD0SBOBN[2]	AW2	Differential	0
FBD0SBOBN[3]	AV1	Differential	0
FBD0SBOBN[4]	AV3	Differential	0
FBD0SBOBN[5]	AR2	Differential	0
FBD0SBOBN[6]	AN2	Differential	0

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 4 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
FBD0SBOBN[7]	AM1	Differential	0
FBD0SBOBN[8]	AP3	Differential	0
FBD0SBOBN[9]	AR4	Differential	0
FBD0SBOBP[0]	AV4	Differential	0
FBD0SBOBP[1]	AY4	Differential	0
FBD0SBOBP[10]	AN4	Differential	0
FBD0SBOBP[2]	AY2	Differential	0
FBD0SBOBP[3]	AW1	Differential	0
FBD0SBOBP[4]	AV2	Differential	0
FBD0SBOBP[5]	AR1	Differential	0
FBD0SBOBP[6]	AP2	Differential	0
FBD0SBOBP[7]	AN1	Differential	0
FBD0SBOBP[8]	AR3	Differential	0
FBD0SBOBP[9]	AT4	Differential	0
FBD0SBOCLKAN0	AU5	Differential	0
FBD0SBOCLKAP0	AT5	Differential	0
FBD0SBOCLKBN0	AU3	Differential	0
FBD0SBOCLKBP0	AU4	Differential	0
FBD1NBICLKCN0	AB5	Differential	Ι
FBD1NBICLKCP0	AC5	Differential	Ι
FBD1NBICLKDN0	AB2	Differential	Ι
FBD1NBICLKDP0	AC2	Differential	Ι
FBD1NBICN[0]	AC8	Differential	Ι
FBD1NBICN[1]	AD8	Differential	Ι
FBD1NBICN[10]	V8	Differential	Ι
FBD1NBICN[11]	Y8	Differential	Ι
FBD1NBICN[12]	AA6	Differential	Ι
FBD1NBICN[13]	AC6	Differential	Ι
FBD1NBICN[2]	AE8	Differential	Ι
FBD1NBICN[3]	AF6	Differential	Ι
FBD1NBICN[4]	AE5	Differential	Ι
FBD1NBICN[5]	AD6	Differential	Ι
FBD1NBICN[6]	AA8	Differential	Ι
FBD1NBICN[7]	W5	Differential	Ι
FBD1NBICN[8]	Y7	Differential	Ι
FBD1NBICN[9]	U6	Differential	Ι
FBD1NBICP[0]	AB8	Differential	Ι
FBD1NBICP[1]	AD9	Differential	Ι
FBD1NBICP[10]	V7	Differential	Ι
FBD1NBICP[11]	W8	Differential	Ι
FBD1NBICP[12]	AB6	Differential	Ι



Table 4-1.	Pin List, Sorted by Socket
	Name (Sheet 5 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
FBD1NBICP[13]	AC7	Differential	I
FBD1NBICP[2]	AF8	Differential	I
FBD1NBICP[3]	AF7	Differential	I
FBD1NBICP[4]	AF5	Differential	I
FBD1NBICP[5]	AE6	Differential	I
FBD1NBICP[6]	AA7	Differential	I
FBD1NBICP[7]	Y5	Differential	I
FBD1NBICP[8]	Y6	Differential	Ι
FBD1NBICP[9]	V6	Differential	Ι
FBD1NBIDN[0]	AB4	Differential	I
FBD1NBIDN[1]	AE4	Differential	I
FBD1NBIDN[10]	U4	Differential	I
FBD1NBIDN[11]	W4	Differential	I
FBD1NBIDN[12]	AA1	Differential	I
FBD1NBIDN[13]	AC3	Differential	Ι
FBD1NBIDN[2]	AG2	Differential	Ι
FBD1NBIDN[3]	AF3	Differential	Ι
FBD1NBIDN[4]	AE2	Differential	Ι
FBD1NBIDN[5]	AD1	Differential	Ι
FBD1NBIDN[6]	Y3	Differential	Ι
FBD1NBIDN[7]	W2	Differential	Ι
FBD1NBIDN[8]	V1	Differential	Ι
FBD1NBIDN[9]	V3	Differential	Ι
FBD1NBIDP[0]	AA4	Differential	Ι
FBD1NBIDP[1]	AD4	Differential	Ι
FBD1NBIDP[10]	U3	Differential	Ι
FBD1NBIDP[11]	V4	Differential	Ι
FBD1NBIDP[12]	AB1	Differential	I
FBD1NBIDP[13]	AD3	Differential	Ι
FBD1NBIDP[2]	AG3	Differential	Ι
FBD1NBIDP[3]	AF4	Differential	Ι
FBD1NBIDP[4]	AF2	Differential	Ι
FBD1NBIDP[5]	AD2	Differential	Ι
FBD1NBIDP[6]	Y4	Differential	Ι
FBD1NBIDP[7]	Y2	Differential	Ι
FBD1NBIDP[8]	W1	Differential	Ι
FBD1NBIDP[9]	V2	Differential	Ι
FBD1SBOCLKCN0	K6	Differential	0
FBD1SBOCLKCP0	J6	Differential	0
FBD1SBOCLKDN0	К1	Differential	0
FBD1SBOCLKDP0	J1	Differential	0

Table 4-1.	Pin List, Sorted by Socket
	Name (Sheet 6 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
FBD1SBOCN[0]	P5	Differential	0
FBD1SBOCN[1]	N6	Differential	0
FBD1SBOCN[10]	R8	Differential	0
FBD1SBOCN[2]	M6	Differential	0
FBD1SBOCN[3]	L5	Differential	0
FBD1SBOCN[4]	L8	Differential	0
FBD1SBOCN[5]	H7	Differential	0
FBD1SBOCN[6]	J8	Differential	0
FBD1SBOCN[7]	N8	Differential	0
FBD1SBOCN[8]	R7	Differential	0
FBD1SBOCN[9]	H5	Differential	0
FBD1SBOCP[0]	R5	Differential	0
FBD1SBOCP[1]	P6	Differential	0
FBD1SBOCP[10]	P8	Differential	0
FBD1SBOCP[2]	M7	Differential	0
FBD1SBOCP[3]	M5	Differential	0
FBD1SBOCP[4]	L7	Differential	0
FBD1SBOCP[5]	H6	Differential	0
FBD1SBOCP[6]	К8	Differential	0
FBD1SBOCP[7]	N7	Differential	0
FBD1SBOCP[8]	R6	Differential	0
FBD1SBOCP[9]	35	Differential	0
FBD1SBODN[0]	P2	Differential	0
FBD1SBODN[1]	N1	Differential	0
FBD1SBODN[10]	R4	Differential	0
FBD1SBODN[2]	N3	Differential	0
FBD1SBODN[3]	L1	Differential	0
FBD1SBODN[4]	К2	Differential	0
FBD1SBODN[5]	H2	Differential	0
FBD1SBODN[6]	J4	Differential	0
FBD1SBODN[7]	M4	Differential	0
FBD1SBODN[8]	P4	Differential	0
FBD1SBODN[9]	H3	Differential	0
FBD1SBODP[0]	R2	Differential	0
FBD1SBODP[1]	P1	Differential	0
FBD1SBODP[10]	R3	Differential	0
FBD1SBODP[2]	N2	Differential	0
FBD1SBODP[3]	L2	Differential	0
FBD1SBODP[4]	К3	Differential	0
FBD1SBODP[5]	H1	Differential	0
FBD1SBODP[6]	K4	Differential	0



# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 7 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
FBD1SBODP[7]	M3	Differential	0
FBD1SBODP[8]	N4	Differential	0
FBD1SBODP[9]	J3	Differential	0
FLASHROM_CFG[0]	BL15	GTL	Ι
FLASHROM_CFG[1]	BM15	GTL	Ι
FLASHROM_CFG[2]	BJ15	GTL	Ι
FLASHROM_CLK	BL11	GTL	OD
FLASHROM_CS_N[0]	BK13	GTL	OD
FLASHROM_CS_N[1]	BM13	GTL	OD
FLASHROM_CS_N[2]	BL14	GTL	OD
FLASHROM_CS_N[3]	BM14	GTL	OD
FLASHROM_DATI	BL12	GTL	I
FLASHROM_DATO	BM12	GTL	OD
FLASHROM_WP_N	BK11	GTL	OD
FORCE_PR_N	C4	GTL	I
ISENSE_DN	B5	GTL	I
ISENSE_DP	A5	GTL	I
LT-SX (Test-Lo)	BF10	GTL	I
MBP[0]_N	G2	GTL	IO
MBP[1]_N	F2	GTL	IO
MBP[2]_N	F1	GTL	IO
MBP[3]_N	E2	GTL	IO
MBP[4]_N	F4	GTL	IO
MBP[5]_N	E3	GTL	IO
MBP[6]_N	E1	GTL	IO
MBP[7]_N	E4	GTL	IO
MEM_THROTTLE0_N	BC10	GTL	Ι
MEM_THROTTLE1_N	BD10	GTL	I
NMI	D5	GTL	Ι
PECI	D43	CMOS	IO
PRDY_N	C3	CMOS	0
PREQ_N	D3	CMOS	Ι
Proc_ID[0]	AW9	CMOS	0
Proc_ID[1]	AY9	CMOS	0
PROCHOT_N	D2	GTL	OD
PSI_CACHE_N	BF14	CMOS	0
PSI_N	G7	CMOS	0
PWRGOOD	G41	CMOS	Ι
QPI0_CLKRX_DN	BF37	SCID Diff.	Ι
QPI0_CLKRX_DP	BF36	SCID Diff.	Ι
QPI0_CLKTX_DN	BL41	SCID Diff.	0

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 8 of 39)

Socket (EMTS)	Land #	Format	IO
QPI0_CLKTX_DP	BM41	SCID Diff.	0
QPI0_DRX_DN[0]	BB38	SCID Diff.	Ι
QPI0_DRX_DN[1]	AY41	SCID Diff.	Ι
QPI0_DRX_DN[10]	BE35	SCID Diff.	Ι
QPI0_DRX_DN[11]	BG35	SCID Diff.	Ι
QPI0_DRX_DN[12]	BJ33	SCID Diff.	Ι
QPI0_DRX_DN[13]	BM33	SCID Diff.	Ι
QPI0_DRX_DN[14]	BL32	SCID Diff.	Ι
QPI0_DRX_DN[15]	BH33	SCID Diff.	Ι
QPI0_DRX_DN[16]	BG33	SCID Diff.	Ι
QPI0_DRX_DN[17]	BF32	SCID Diff.	Ι
QPI0_DRX_DN[18]	BE33	SCID Diff.	Ι
QPI0_DRX_DN[19]	BD34	SCID Diff.	Ι
QPI0_DRX_DN[2]	BA40	SCID Diff.	Ι
QPI0_DRX_DN[3]	BC39	SCID Diff.	Ι
QPI0_DRX_DN[4]	BC41	SCID Diff.	Ι
QPI0_DRX_DN[5]	BD40	SCID Diff.	Ι
QPI0_DRX_DN[6]	BC36	SCID Diff.	Ι
QPI0_DRX_DN[7]	BF40	SCID Diff.	Ι
QPI0_DRX_DN[8]	BE39	SCID Diff.	Ι
QPI0_DRX_DN[9]	BD37	SCID Diff.	Ι
QPI0_DRX_DP[0]	BB39	SCID Diff.	Ι
QPI0_DRX_DP[1]	BA41	SCID Diff.	Ι
QPI0_DRX_DP[10]	BF35	SCID Diff.	Ι
QPI0_DRX_DP[11]	BG34	SCID Diff.	Ι
QPI0_DRX_DP[12]	BK33	SCID Diff.	Ι
QPI0_DRX_DP[13]	BM32	SCID Diff.	Ι
QPI0_DRX_DP[14]	BK32	SCID Diff.	Ι
QPI0_DRX_DP[15]	BH32	SCID Diff.	Ι
QPI0_DRX_DP[16]	BF33	SCID Diff.	Ι
QPI0_DRX_DP[17]	BE32	SCID Diff.	Ι
QPI0_DRX_DP[18]	BE34	SCID Diff.	Ι
QPI0_DRX_DP[19]	BD35	SCID Diff.	Ι
QPI0_DRX_DP[2]	BB40	SCID Diff.	Ι
QPI0_DRX_DP[3]	BC40	SCID Diff.	I
QPI0_DRX_DP[4]	BD41	SCID Diff.	I
QPI0_DRX_DP[5]	BE40	SCID Diff.	I
QPI0_DRX_DP[6]	BD36	SCID Diff.	I
QPI0_DRX_DP[7]	BF39	SCID Diff.	I
QPI0_DRX_DP[8]	BE38	SCID Diff.	I
QPI0_DRX_DP[9]	BE37	SCID Diff.	Ι



Table 4-1.	Pin List, Sorted by Socket
	Name (Sheet 9 of 39)

QPI0_DTX_DN[0]BG42SCID Diff.OQPI0_DTX_DN[1]BF43SCID Diff.OQPI0_DTX_DN[10]BJ41SCID Diff.OQPI0_DTX_DN[11]BL40SCID Diff.OQPI0_DTX_DN[12]BK39SCID Diff.OQPI0_DTX_DN[13]BL37SCID Diff.OQPI0_DTX_DN[14]BK37SCID Diff.OQPI0_DTX_DN[15]BM36SCID Diff.OQPI0_DTX_DN[16]BL35SCID Diff.OQP10_DTX_DN[17]BJ36SCID Diff.OQP10_DTX_DN[18]BJ37SCID Diff.OQP10_DTX_DN[19]BH39SCID Diff.OQP10_DTX_DN[19]BH43SCID Diff.OQP10_DTX_DN[19]BH43SCID Diff.OQP10_DTX_DN[2]BF44SCID Diff.OQP10_DTX_DN[3]BF45SCID Diff.OQP10_DTX_DN[4]BH43SCID Diff.OQP10_DTX_DN[5]BH45SCID Diff.OQP10_DTX_DN[7]BK45SCID Diff.OQP10_DTX_DN[8]BK42SCID Diff.OQP10_DTX_DN[9]BL43SCID Diff.OQP10_DTX_DN[9]BL43SCID Diff.OQP10_DTX_DP[11]BG43SCID Diff.OQP10_DTX_DP[11]BL39SCID Diff.OQP10_DTX_DP[13]BM37SCID Diff.OQP10_DTX_DP[14]BK35SCID Diff.OQP10_DTX_DP[15]BM35SCID Diff.OQP10_DTX_DP[16]	Socket (EMTS)	Land #	Format	ΙΟ
QPI0_DTX_DN[10]BJ41SCID Diff.OQPI0_DTX_DN[11]BL40SCID Diff.OQPI0_DTX_DN[12]BK39SCID Diff.OQPI0_DTX_DN[13]BL37SCID Diff.OQPI0_DTX_DN[14]BK37SCID Diff.OQP10_DTX_DN[15]BM36SCID Diff.OQP10_DTX_DN[16]BL35SCID Diff.OQP10_DTX_DN[17]BJ36SCID Diff.OQP10_DTX_DN[18]BJ37SCID Diff.OQP10_DTX_DN[19]BH49SCID Diff.OQP10_DTX_DN[19]BH44SCID Diff.OQP10_DTX_DN[2]BF44SCID Diff.OQP10_DTX_DN[3]BF46SCID Diff.OQP10_DTX_DN[4]BH43SCID Diff.OQP10_DTX_DN[5]BH45SCID Diff.OQP10_DTX_DN[6]BJ43SCID Diff.OQP10_DTX_DN[7]BK42SCID Diff.OQP10_DTX_DN[7]BK42SCID Diff.OQP10_DTX_DN[7]BH42SCID Diff.OQP10_DTX_DN[1]BL43SCID Diff.OQP10_DTX_DP[1]BG43SCID Diff.OQP10_DTX_DP[1]BM37SCID Diff.OQP10_DTX_DP[1]BM37SCID Diff.OQP10_DTX_DP[1]BM35SCID Diff.OQP10_DTX_DP[1]BM35SCID Diff.OQP10_DTX_DP[1]BM35SCID Diff.OQP10_DTX_DP[1]BK36SCID Diff.OQP10_DTX_DP[1] <t< td=""><td>QPI0_DTX_DN[0]</td><td>BG42</td><td>SCID Diff.</td><td>0</td></t<>	QPI0_DTX_DN[0]	BG42	SCID Diff.	0
QPI0_DTX_DN[11]BL40SCID Diff.OQPI0_DTX_DN[12]BK39SCID Diff.OQPI0_DTX_DN[13]BL37SCID Diff.OQPI0_DTX_DN[14]BK37SCID Diff.OQPI0_DTX_DN[15]BM36SCID Diff.OQPI0_DTX_DN[16]BL35SCID Diff.OQPI0_DTX_DN[17]BJ36SCID Diff.OQPI0_DTX_DN[18]BJ37SCID Diff.OQPI0_DTX_DN[19]BH49SCID Diff.OQPI0_DTX_DN[19]BH44SCID Diff.OQPI0_DTX_DN[2]BF44SCID Diff.OQPI0_DTX_DN[3]BF46SCID Diff.OQPI0_DTX_DN[4]BH43SCID Diff.OQP10_DTX_DN[5]BH45SCID Diff.OQP10_DTX_DN[6]BJ43SCID Diff.OQP10_DTX_DN[7]BK45SCID Diff.OQP10_DTX_DN[8]BK42SCID Diff.OQP10_DTX_DN[9]BL43SCID Diff.OQP10_DTX_DP[1]BG43SCID Diff.OQP10_DTX_DP[1]BL39SCID Diff.OQP10_DTX_DP[1]BM37SCID Diff.OQP10_DTX_DP[1]BM35SCID Diff.OQP10_DTX_DP[1]BK36SCID Diff.OQP10_DTX_DP[1]BM35SCID Diff.OQP10_DTX_DP[1]BK36SCID Diff.OQP10_DTX_DP[1]BK36SCID Diff.OQP10_DTX_DP[1]BK36SCID Diff.OQP10_DTX_DP[1] <td< td=""><td>QPI0_DTX_DN[1]</td><td>BF43</td><td>SCID Diff.</td><td>0</td></td<>	QPI0_DTX_DN[1]	BF43	SCID Diff.	0
QPI0_DTX_DN[12]BK39SCID Diff.OQPI0_DTX_DN[13]BL37SCID Diff.OQPI0_DTX_DN[14]BK37SCID Diff.OQPI0_DTX_DN[15]BM36SCID Diff.OQPI0_DTX_DN[16]BL35SCID Diff.OQPI0_DTX_DN[17]BJ36SCID Diff.OQPI0_DTX_DN[18]BJ37SCID Diff.OQPI0_DTX_DN[19]BH49SCID Diff.OQPI0_DTX_DN[19]BF44SCID Diff.OQPI0_DTX_DN[2]BF44SCID Diff.OQPI0_DTX_DN[3]BF46SCID Diff.OQPI0_DTX_DN[4]BH43SCID Diff.OQPI0_DTX_DN[5]BH45SCID Diff.OQPI0_DTX_DN[6]BJ43SCID Diff.OQPI0_DTX_DN[7]BK45SCID Diff.OQPI0_DTX_DN[8]BK42SCID Diff.OQPI0_DTX_DN[9]BL43SCID Diff.OQPI0_DTX_DP[1]BG43SCID Diff.OQPI0_DTX_DP[1]BL39SCID Diff.OQPI0_DTX_DP[13]BM37SCID Diff.OQPI0_DTX_DP[14]BK36SCID Diff.OQPI0_DTX_DP[15]BM35SCID Diff.OQPI0_DTX_DP[16]BK43SCID Diff.OQPI0_DTX_DP[17]BJ35SCID Diff.OQPI0_DTX_DP[18]BH40SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19]BH45SCID Diff.OQPI0_DTX_DP[19]	QPI0_DTX_DN[10]	BJ41	SCID Diff.	0
QPI0_DTX_DN[13]BL37SCID Diff.OQPI0_DTX_DN[14]BK37SCID Diff.OQPI0_DTX_DN[15]BM36SCID Diff.OQPI0_DTX_DN[16]BL35SCID Diff.OQPI0_DTX_DN[17]BJ36SCID Diff.OQPI0_DTX_DN[18]BJ37SCID Diff.OQPI0_DTX_DN[19]BH39SCID Diff.OQPI0_DTX_DN[19]BH49SCID Diff.OQPI0_DTX_DN[2]BF44SCID Diff.OQPI0_DTX_DN[3]BF46SCID Diff.OQPI0_DTX_DN[4]BH43SCID Diff.OQPI0_DTX_DN[5]BH45SCID Diff.OQPI0_DTX_DN[6]BJ43SCID Diff.OQPI0_DTX_DN[7]BK45SCID Diff.OQPI0_DTX_DN[8]BK42SCID Diff.OQPI0_DTX_DN[9]BL43SCID Diff.OQPI0_DTX_DP[1]BG43SCID Diff.OQPI0_DTX_DP[1]BJ39SCID Diff.OQPI0_DTX_DP[13]BM37SCID Diff.OQPI0_DTX_DP[14]BK36SCID Diff.OQPI0_DTX_DP[15]BM35SCID Diff.OQPI0_DTX_DP[16]BK45SCID Diff.OQPI0_DTX_DP[17]BJ35SCID Diff.OQPI0_DTX_DP[18]BH47SCID Diff.OQPI0_DTX_DP[19]BH40SCID Diff.OQPI0_DTX_DP[19]BH40SCID Diff.OQPI0_DTX_DP[19]BH40SCID Diff.OQPI0_DTX_DP[19]	QPI0_DTX_DN[11]	BL40	SCID Diff.	0
QPI0_DTX_DN[14]         BK37         SCID Diff.         O           QPI0_DTX_DN[15]         BM36         SCID Diff.         O           QPI0_DTX_DN[16]         BL35         SCID Diff.         O           QPI0_DTX_DN[17]         BJ36         SCID Diff.         O           QPI0_DTX_DN[18]         BJ37         SCID Diff.         O           QPI0_DTX_DN[19]         BH39         SCID Diff.         O           QPI0_DTX_DN[2]         BF44         SCID Diff.         O           QPI0_DTX_DN[3]         BF46         SCID Diff.         O           QPI0_DTX_DN[4]         BH43         SCID Diff.         O           QPI0_DTX_DN[5]         BH45         SCID Diff.         O           QPI0_DTX_DN[6]         BJ43         SCID Diff.         O           QPI0_DTX_DN[7]         BK45         SCID Diff.         O           QPI0_DTX_DN[8]         BK42         SCID Diff.         O           QPI0_DTX_DN[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[1]         BK45         SCID Diff.         O           QPI0_DTX_DP[1]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O <td>QPI0_DTX_DN[12]</td> <td>BK39</td> <td>SCID Diff.</td> <td>0</td>	QPI0_DTX_DN[12]	BK39	SCID Diff.	0
QPI0_DTX_DN[15]BM36SCID Diff.OQPI0_DTX_DN[16]BL35SCID Diff.OQPI0_DTX_DN[17]BJ36SCID Diff.OQPI0_DTX_DN[18]BJ37SCID Diff.OQPI0_DTX_DN[19]BH39SCID Diff.OQPI0_DTX_DN[2]BF44SCID Diff.OQPI0_DTX_DN[2]BF44SCID Diff.OQPI0_DTX_DN[3]BF46SCID Diff.OQPI0_DTX_DN[4]BH43SCID Diff.OQPI0_DTX_DN[5]BH45SCID Diff.OQPI0_DTX_DN[6]BJ43SCID Diff.OQPI0_DTX_DN[6]BK45SCID Diff.OQPI0_DTX_DN[7]BK45SCID Diff.OQPI0_DTX_DN[8]BK42SCID Diff.OQPI0_DTX_DN[9]BL43SCID Diff.OQPI0_DTX_DP[1]BG43SCID Diff.OQPI0_DTX_DP[1]BJ40SCID Diff.OQPI0_DTX_DP[1]BL39SCID Diff.OQPI0_DTX_DP[1]BM37SCID Diff.OQPI0_DTX_DP[13]BM37SCID Diff.OQPI0_DTX_DP[14]BK36SCID Diff.OQPI0_DTX_DP[15]BM35SCID Diff.OQPI0_DTX_DP[16]BK45SCID Diff.OQPI0_DTX_DP[17]BJ35SCID Diff.OQPI0_DTX_DP[18]BH40SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19]BK44SCID Diff.OQPI0_DTX_DP[19] <td>QPI0_DTX_DN[13]</td> <td>BL37</td> <td>SCID Diff.</td> <td>0</td>	QPI0_DTX_DN[13]	BL37	SCID Diff.	0
QPI0_DTX_DN[16]BL35SCID Diff.OQPI0_DTX_DN[17]BJ36SCID Diff.OQPI0_DTX_DN[18]BJ37SCID Diff.OQPI0_DTX_DN[19]BH39SCID Diff.OQPI0_DTX_DN[2]BF44SCID Diff.OQPI0_DTX_DN[3]BF46SCID Diff.OQPI0_DTX_DN[4]BH43SCID Diff.OQPI0_DTX_DN[5]BH45SCID Diff.OQPI0_DTX_DN[6]BJ43SCID Diff.OQPI0_DTX_DN[7]BK45SCID Diff.OQPI0_DTX_DN[7]BK45SCID Diff.OQPI0_DTX_DN[7]BK45SCID Diff.OQPI0_DTX_DN[9]BL43SCID Diff.OQPI0_DTX_DN[9]BL43SCID Diff.OQPI0_DTX_DP[0]BH42SCID Diff.OQPI0_DTX_DP[1]BG43SCID Diff.OQPI0_DTX_DP[1]BL39SCID Diff.OQPI0_DTX_DP[1]BL39SCID Diff.OQPI0_DTX_DP[14]BK36SCID Diff.OQPI0_DTX_DP[15]BM37SCID Diff.OQPI0_DTX_DP[16]BK35SCID Diff.OQPI0_DTX_DP[17]BJ35SCID Diff.OQPI0_DTX_DP[18]BH47SCID Diff.OQPI0_DTX_DP[19]BH40SCID Diff.OQPI0_DTX_DP[19]BH40SCID Diff.OQPI0_DTX_DP[19]BH40SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19] <td>QPI0_DTX_DN[14]</td> <td>BK37</td> <td>SCID Diff.</td> <td>0</td>	QPI0_DTX_DN[14]	BK37	SCID Diff.	0
QPI0_DTX_DN[17]         BJ36         SCID Diff.         O           QPI0_DTX_DN[18]         BJ37         SCID Diff.         O           QPI0_DTX_DN[19]         BH39         SCID Diff.         O           QPI0_DTX_DN[2]         BF44         SCID Diff.         O           QPI0_DTX_DN[3]         BF46         SCID Diff.         O           QPI0_DTX_DN[4]         BH43         SCID Diff.         O           QPI0_DTX_DN[5]         BH45         SCID Diff.         O           QPI0_DTX_DN[6]         BJ43         SCID Diff.         O           QPI0_DTX_DN[7]         BK45         SCID Diff.         O           QPI0_DTX_DN[8]         BK42         SCID Diff.         O           QPI0_DTX_DN[9]         BL43         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[1]         BL39         SCID Diff.         O           QPI0_DTX_DP[1]         BL39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O <td>QPI0_DTX_DN[15]</td> <td>BM36</td> <td>SCID Diff.</td> <td>0</td>	QPI0_DTX_DN[15]	BM36	SCID Diff.	0
QPI0_DTX_DN[18]BJ37SCID Diff.OQPI0_DTX_DN[19]BH39SCID Diff.OQPI0_DTX_DN[2]BF44SCID Diff.OQPI0_DTX_DN[3]BF46SCID Diff.OQPI0_DTX_DN[4]BH43SCID Diff.OQPI0_DTX_DN[5]BH45SCID Diff.OQPI0_DTX_DN[6]BJ43SCID Diff.OQPI0_DTX_DN[7]BK45SCID Diff.OQPI0_DTX_DN[8]BK42SCID Diff.OQPI0_DTX_DN[9]BL43SCID Diff.OQPI0_DTX_DP[1]BG43SCID Diff.OQPI0_DTX_DP[1]BI42SCID Diff.OQPI0_DTX_DP[1]BI43SCID Diff.OQPI0_DTX_DP[1]BI43SCID Diff.OQPI0_DTX_DP[1]BI40SCID Diff.OQPI0_DTX_DP[1]BI39SCID Diff.OQPI0_DTX_DP[13]BM37SCID Diff.OQPI0_DTX_DP[14]BK36SCID Diff.OQPI0_DTX_DP[15]BM35SCID Diff.OQPI0_DTX_DP[16]BK35SCID Diff.OQPI0_DTX_DP[17]BJ35SCID Diff.OQPI0_DTX_DP[18]BH40SCID Diff.OQPI0_DTX_DP[19]BH40SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19] <td>QPI0_DTX_DN[16]</td> <td>BL35</td> <td>SCID Diff.</td> <td>0</td>	QPI0_DTX_DN[16]	BL35	SCID Diff.	0
QPI0_DTX_DN[19]BH39SCID Diff.OQPI0_DTX_DN[2]BF44SCID Diff.OQPI0_DTX_DN[3]BF46SCID Diff.OQPI0_DTX_DN[4]BH43SCID Diff.OQPI0_DTX_DN[5]BH45SCID Diff.OQPI0_DTX_DN[6]BJ43SCID Diff.OQPI0_DTX_DN[7]BK45SCID Diff.OQPI0_DTX_DN[7]BK45SCID Diff.OQPI0_DTX_DN[8]BK42SCID Diff.OQPI0_DTX_DN[9]BL43SCID Diff.OQPI0_DTX_DP[1]BG43SCID Diff.OQPI0_DTX_DP[1]BL43SCID Diff.OQPI0_DTX_DP[1]BJ40SCID Diff.OQPI0_DTX_DP[1]BL39SCID Diff.OQPI0_DTX_DP[1]BL39SCID Diff.OQPI0_DTX_DP[1]BL39SCID Diff.OQPI0_DTX_DP[1]BL39SCID Diff.OQPI0_DTX_DP[13]BM37SCID Diff.OQPI0_DTX_DP[14]BK36SCID Diff.OQPI0_DTX_DP[15]BM35SCID Diff.OQPI0_DTX_DP[16]BK35SCID Diff.OQPI0_DTX_DP[19]BH40SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19]BH44SCID Diff.OQPI0_DTX_DP[19]<	QPI0_DTX_DN[17]	BJ36	SCID Diff.	0
QPI0_DTX_DN[2]         BF44         SCID Diff.         O           QPI0_DTX_DN[3]         BF46         SCID Diff.         O           QPI0_DTX_DN[4]         BH43         SCID Diff.         O           QPI0_DTX_DN[5]         BH45         SCID Diff.         O           QPI0_DTX_DN[6]         BJ43         SCID Diff.         O           QPI0_DTX_DN[7]         BK45         SCID Diff.         O           QPI0_DTX_DN[8]         BK42         SCID Diff.         O           QPI0_DTX_DN[9]         BL43         SCID Diff.         O           QPI0_DTX_DP[0]         BH42         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[1]         BL39         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[18]         BH47         SCID Diff.         O <td>QPI0_DTX_DN[18]</td> <td>BJ37</td> <td>SCID Diff.</td> <td>0</td>	QPI0_DTX_DN[18]	BJ37	SCID Diff.	0
QPI0_DTX_DN[3]         BF46         SCID Diff.         O           QPI0_DTX_DN[4]         BH43         SCID Diff.         O           QPI0_DTX_DN[5]         BH45         SCID Diff.         O           QPI0_DTX_DN[6]         BJ43         SCID Diff.         O           QPI0_DTX_DN[6]         BJ43         SCID Diff.         O           QPI0_DTX_DN[7]         BK45         SCID Diff.         O           QPI0_DTX_DN[8]         BK42         SCID Diff.         O           QPI0_DTX_DN[9]         BL43         SCID Diff.         O           QPI0_DTX_DP[0]         BH42         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O <td>QPI0_DTX_DN[19]</td> <td>BH39</td> <td>SCID Diff.</td> <td>0</td>	QPI0_DTX_DN[19]	BH39	SCID Diff.	0
QPI0_DTX_DN[4]         BH43         SCID Diff.         O           QPI0_DTX_DN[5]         BH45         SCID Diff.         O           QPI0_DTX_DN[6]         BJ43         SCID Diff.         O           QPI0_DTX_DN[7]         BK45         SCID Diff.         O           QPI0_DTX_DN[7]         BK45         SCID Diff.         O           QPI0_DTX_DN[8]         BK42         SCID Diff.         O           QPI0_DTX_DN[9]         BL43         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[1]         BL43         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O <td>QPI0_DTX_DN[2]</td> <td>BF44</td> <td>SCID Diff.</td> <td>0</td>	QPI0_DTX_DN[2]	BF44	SCID Diff.	0
QPI0_DTX_DN[5]         BH45         SCID Diff.         O           QPI0_DTX_DN[6]         BJ43         SCID Diff.         O           QPI0_DTX_DN[7]         BK45         SCID Diff.         O           QPI0_DTX_DN[7]         BK42         SCID Diff.         O           QPI0_DTX_DN[8]         BK42         SCID Diff.         O           QPI0_DTX_DP[0]         BH42         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[1]         BJ40         SCID Diff.         O           QPI0_DTX_DP[1]         BJ39         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O </td <td>QPI0_DTX_DN[3]</td> <td>BF46</td> <td>SCID Diff.</td> <td>0</td>	QPI0_DTX_DN[3]	BF46	SCID Diff.	0
QPI0_DTX_DN[6]         BJ43         SCID Diff.         O           QPI0_DTX_DN[7]         BK45         SCID Diff.         O           QPI0_DTX_DN[8]         BK42         SCID Diff.         O           QPI0_DTX_DN[9]         BL43         SCID Diff.         O           QPI0_DTX_DP[0]         BH42         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[1]         BJ40         SCID Diff.         O           QPI0_DTX_DP[1]         BL39         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[18]         BK37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O     <	QPI0_DTX_DN[4]	BH43	SCID Diff.	0
QPI0_DTX_DN[7]         BK45         SCID Diff.         O           QPI0_DTX_DN[8]         BK42         SCID Diff.         O           QPI0_DTX_DN[9]         BL43         SCID Diff.         O           QPI0_DTX_DP[0]         BH42         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[10]         BJ40         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH44         SCID Diff.         O           QPI0_DTX_DP[19]         BK44         SCID Diff.         O	QPI0_DTX_DN[5]	BH45	SCID Diff.	0
QPI0_DTX_DN[8]         BK42         SCID Diff.         O           QPI0_DTX_DN[9]         BL43         SCID Diff.         O           QPI0_DTX_DP[0]         BH42         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[1]         BL39         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O     <	QPI0_DTX_DN[6]	BJ43	SCID Diff.	0
QPI0_DTX_DN[9]         BL43         SCID Diff.         O           QPI0_DTX_DP[0]         BH42         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[1]         BJ40         SCID Diff.         O           QPI0_DTX_DP[10]         BJ40         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O	QPI0_DTX_DN[7]	BK45	SCID Diff.	0
QPI0_DTX_DP[0]         BH42         SCID Diff.         O           QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[10]         BJ40         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O	QPI0_DTX_DN[8]	BK42	SCID Diff.	0
QPI0_DTX_DP[1]         BG43         SCID Diff.         O           QPI0_DTX_DP[10]         BJ40         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[5]         BK43         SCID Diff.         O	QPI0_DTX_DN[9]	BL43	SCID Diff.	0
QPI0_DTX_DP[10]         BJ40         SCID Diff.         O           QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O	QPI0_DTX_DP[0]	BH42	SCID Diff.	0
QPI0_DTX_DP[11]         BL39         SCID Diff.         O           QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[14]         BK35         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O	QPI0_DTX_DP[1]	BG43	SCID Diff.	0
QPI0_DTX_DP[12]         BJ39         SCID Diff.         O           QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O	QPI0_DTX_DP[10]	BJ40	SCID Diff.	0
QPI0_DTX_DP[13]         BM37         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[11]	BL39	SCID Diff.	0
QPI0_DTX_DP[14]         BK36         SCID Diff.         O           QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[6]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[12]	BJ39	SCID Diff.	0
QPI0_DTX_DP[15]         BM35         SCID Diff.         O           QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[13]	BM37	SCID Diff.	0
QPI0_DTX_DP[16]         BK35         SCID Diff.         O           QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[14]	BK36	SCID Diff.	0
QPI0_DTX_DP[17]         BJ35         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[3]         BH44         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[15]	BM35	SCID Diff.	0
QPI0_DTX_DP[18]         BH37         SCID Diff.         O           QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O		BK35	SCID Diff.	0
QPI0_DTX_DP[19]         BH40         SCID Diff.         O           QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[17]	BJ35	SCID Diff.	0
QPI0_DTX_DP[2]         BF45         SCID Diff.         O           QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[3]         BH44         SCID Diff.         O           QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[18]	BH37	SCID Diff.	0
QPI0_DTX_DP[3]         BG46         SCID Diff.         O           QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[19]	BH40	SCID Diff.	0
QPI0_DTX_DP[4]         BH44         SCID Diff.         O           QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[6]         BK44         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[2]	BF45	SCID Diff.	0
QPI0_DTX_DP[5]         BJ45         SCID Diff.         O           QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O		BG46	SCID Diff.	0
QPI0_DTX_DP[6]         BK43         SCID Diff.         O           QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[4]	BH44	SCID Diff.	0
QPI0_DTX_DP[7]         BK44         SCID Diff.         O           QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[5]	BJ45	SCID Diff.	0
QPI0_DTX_DP[8]         BK41         SCID Diff.         O           QPI0_DTX_DP[9]         BL42         SCID Diff.         O	QPI0_DTX_DP[6]	BK43	SCID Diff.	0
QPI0_DTX_DP[9]     BL42     SCID Diff.     O	QPI0_DTX_DP[7]	BK44	SCID Diff.	0
	QPI0_DTX_DP[8]	BK41	SCID Diff.	0
QPI1_CLKRX_DN AP41 SCID Diff. I	QPI0_DTX_DP[9]	BL42	SCID Diff.	0
	QPI1_CLKRX_DN	AP41	SCID Diff.	I

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 10 of 39)

Socket (EMTS)	Land #	Format	IO
QPI1_CLKRX_DP	AR41	SCID Diff.	Ι
QPI1_CLKTX_DN	AY45	SCID Diff.	0
QPI1_CLKTX_DP	AY46	SCID Diff.	0
QPI1_DRX_DN[0]	AN38	SCID Diff.	Ι
QPI1_DRX_DN[1]	AM37	SCID Diff.	Ι
QPI1_DRX_DN[10]	AR40	SCID Diff.	Ι
QPI1_DRX_DN[11]	AU39	SCID Diff.	Ι
QPI1_DRX_DN[12]	AU41	SCID Diff.	Ι
QPI1_DRX_DN[13]	AV40	SCID Diff.	Ι
QPI1_DRX_DN[14]	AW39	SCID Diff.	Ι
QPI1_DRX_DN[15]	AY40	SCID Diff.	Ι
QPI1_DRX_DN[16]	AV38	SCID Diff.	Ι
QPI1_DRX_DN[17]	BA38	SCID Diff.	Ι
QPI1_DRX_DN[18]	AT39	SCID Diff.	Ι
QPI1_DRX_DN[19]	AR38	SCID Diff.	Ι
QPI1_DRX_DN[2]	AJ37	SCID Diff.	Ι
QPI1_DRX_DN[3]	AK38	SCID Diff.	Ι
QPI1_DRX_DN[4]	AH41	SCID Diff.	Ι
QPI1_DRX_DN[5]	AJ40	SCID Diff.	Ι
QPI1_DRX_DN[6]	AL39	SCID Diff.	Ι
QPI1_DRX_DN[7]	AL41	SCID Diff.	Ι
QPI1_DRX_DN[8]	AM40	SCID Diff.	Ι
QPI1_DRX_DN[9]	AP39	SCID Diff.	Ι
QPI1_DRX_DP[0]	AN39	SCID Diff.	Ι
QPI1_DRX_DP[1]	AM38	SCID Diff.	Ι
QPI1_DRX_DP[10]	AT40	SCID Diff.	Ι
QPI1_DRX_DP[11]	AU40	SCID Diff.	Ι
QPI1_DRX_DP[12]	AV41	SCID Diff.	Ι
QPI1_DRX_DP[13]	AW40	SCID Diff.	Ι
QPI1_DRX_DP[14]	AW38	SCID Diff.	Ι
QPI1_DRX_DP[15]	AY39	SCID Diff.	I
QPI1_DRX_DP[16]	AV37	SCID Diff.	I
QPI1_DRX_DP[17]	BA37	SCID Diff.	I
QPI1_DRX_DP[18]	AT38	SCID Diff.	I
QPI1_DRX_DP[19]	AR37	SCID Diff.	I
QPI1_DRX_DP[2]	AJ38	SCID Diff.	I
QPI1_DRX_DP[3]	AK39	SCID Diff.	I
QPI1_DRX_DP[4]	AJ41	SCID Diff.	I
QPI1_DRX_DP[5]	AK40	SCID Diff.	Ι
QPI1_DRX_DP[6]	AL40	SCID Diff.	Ι
QPI1_DRX_DP[7]	AM41	SCID Diff.	Ι



# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 11 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
QPI1_DRX_DP[8]	AN40	SCID Diff.	I
QPI1_DRX_DP[9]	AP40	SCID Diff.	Ι
QPI1_DTX_DN[0]	AT43	SCID Diff.	0
QPI1_DTX_DN[1]	AR43	SCID Diff.	0
QPI1_DTX_DN[10]	BA44	SCID Diff.	0
QPI1_DTX_DN[11]	BA46	SCID Diff.	0
QPI1_DTX_DN[12]	BB44	SCID Diff.	0
QPI1_DTX_DN[13]	BC45	SCID Diff.	0
QPI1_DTX_DN[14]	BD45	SCID Diff.	0
QPI1_DTX_DN[15]	BC43	SCID Diff.	0
QPI1_DTX_DN[16]	BE44	SCID Diff.	0
QPI1_DTX_DN[17]	BA43	SCID Diff.	0
QPI1_DTX_DN[18]	AW44	SCID Diff.	0
QPI1_DTX_DN[19]	AV43	SCID Diff.	0
QPI1_DTX_DN[2]	AN43	SCID Diff.	0
QPI1_DTX_DN[3]	AM45	SCID Diff.	0
QPI1_DTX_DN[4]	AP45	SCID Diff.	0
QPI1_DTX_DN[5]	AR44	SCID Diff.	0
QPI1_DTX_DN[6]	AR46	SCID Diff.	0
QPI1_DTX_DN[7]	AU45	SCID Diff.	0
QPI1_DTX_DN[8]	AV44	SCID Diff.	0
QPI1_DTX_DN[9]	AV46	SCID Diff.	0
QPI1_DTX_DP[0]	AT44	SCID Diff.	0
QPI1_DTX_DP[1]	AP43	SCID Diff.	0
QPI1_DTX_DP[10]	BA45	SCID Diff.	0
QPI1_DTX_DP[11]	BB46	SCID Diff.	0
QPI1_DTX_DP[12]	BB43	SCID Diff.	0
QPI1_DTX_DP[13]	BC44	SCID Diff.	0
QPI1_DTX_DP[14]	BE45	SCID Diff.	0
QPI1_DTX_DP[15]	BD43	SCID Diff.	0
QPI1_DTX_DP[16]	BE43	SCID Diff.	0
QPI1_DTX_DP[17]	AY43	SCID Diff.	0
QPI1_DTX_DP[18]	AW43	SCID Diff.	0
QPI1_DTX_DP[19]	AU43	SCID Diff.	0
QPI1_DTX_DP[2]	AN44	SCID Diff.	0
QPI1_DTX_DP[3]	AM44	SCID Diff.	0
QPI1_DTX_DP[4]	AP46	SCID Diff.	0
QPI1_DTX_DP[5]	AR45	SCID Diff.	0
QPI1_DTX_DP[6]	AT46	SCID Diff.	0
QPI1_DTX_DP[7]	AU46	SCID Diff.	0
QPI1_DTX_DP[8]	AV45	SCID Diff.	0

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 12 of 39)

Socket (EMTS)	Land #	Format	IO
QPI1_DTX_DP[9]	AW46	SCID Diff.	0
QPI2_CLKRX_DN	AB40	SCID Diff.	Ι
QPI2_CLKRX_DP	AB39	SCID Diff.	Ι
QPI2_CLKTX_DN	AE44	SCID Diff.	0
QPI2_CLKTX_DP	AE45	SCID Diff.	0
QPI2_DRX_DN[0]	AC37	SCID Diff.	Ι
QPI2_DRX_DN[1]	AD38	SCID Diff.	Ι
QPI2_DRX_DN[10]	AA40	SCID Diff.	Ι
QPI2_DRX_DN[11]	Y41	SCID Diff.	Ι
QPI2_DRX_DN[12]	W40	SCID Diff.	Ι
QPI2_DRX_DN[13]	V40	SCID Diff.	Ι
QPI2_DRX_DN[14]	U41	SCID Diff.	Ι
QPI2_DRX_DN[15]	T40	SCID Diff.	Ι
QPI2_DRX_DN[16]	V39	SCID Diff.	Ι
QPI2_DRX_DN[17]	V37	SCID Diff.	I
QPI2_DRX_DN[18]	Y38	SCID Diff.	Ι
QPI2_DRX_DN[19]	AA37	SCID Diff.	Ι
QPI2_DRX_DN[2]	AF37	SCID Diff.	Ι
QPI2_DRX_DN[3]	AG38	SCID Diff.	Ι
QPI2_DRX_DN[4]	AH40	SCID Diff.	Ι
QPI2_DRX_DN[5]	AG40	SCID Diff.	Ι
QPI2_DRX_DN[6]	AF41	SCID Diff.	Ι
QPI2_DRX_DN[7]	AE40	SCID Diff.	Ι
QPI2_DRX_DN[8]	AD40	SCID Diff.	Ι
QPI2_DRX_DN[9]	AC41	SCID Diff.	Ι
QPI2_DRX_DP[0]	AC38	SCID Diff.	Ι
QPI2_DRX_DP[1]	AD39	SCID Diff.	Ι
QPI2_DRX_DP[10]	Y40	SCID Diff.	Ι
QPI2_DRX_DP[11]	W41	SCID Diff.	Ι
QPI2_DRX_DP[12]	W39	SCID Diff.	Ι
QPI2_DRX_DP[13]	U40	SCID Diff.	Ι
QPI2_DRX_DP[14]	T41	SCID Diff.	Ι
QPI2_DRX_DP[15]	Т39	SCID Diff.	Ι
QPI2_DRX_DP[16]	V38	SCID Diff.	Ι
QPI2_DRX_DP[17]	U37	SCID Diff.	Ι
QPI2_DRX_DP[18]	Y37	SCID Diff.	Ι
QPI2_DRX_DP[19]	AB37	SCID Diff.	Ι
QPI2_DRX_DP[2]	AF38	SCID Diff.	Ι
QPI2_DRX_DP[3]	AG39	SCID Diff.	Ι
QPI2_DRX_DP[4]	AH39	SCID Diff.	Ι
QPI2_DRX_DP[5]	AF40	SCID Diff.	I



Table 4-1.	Pin List, Sorted by Socket
	Name (Sheet 13 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
QPI2_DRX_DP[6]	AE41	SCID Diff.	I
QPI2_DRX_DP[7]	AE39	SCID Diff.	I
QPI2_DRX_DP[8]	AC40	SCID Diff.	I
QPI2_DRX_DP[9]	AB41	SCID Diff.	I
QPI2_DTX_DN[0]	AE43	SCID Diff.	0
QPI2_DTX_DN[1]	AH43	SCID Diff.	0
QPI2_DTX_DN[10]	AD43	SCID Diff.	0
QPI2_DTX_DN[11]	AD46	SCID Diff.	0
QPI2_DTX_DN[12]	AC45	SCID Diff.	0
QPI2_DTX_DN[13]	AB46	SCID Diff.	0
QPI2_DTX_DN[14]	AA45	SCID Diff.	0
QPI2_DTX_DN[15]	Y46	SCID Diff.	0
QPI2_DTX_DN[16]	W45	SCID Diff.	0
QPI2_DTX_DN[17]	AA44	SCID Diff.	0
QPI2_DTX_DN[18]	W43	SCID Diff.	0
QPI2_DTX_DN[19]	AB43	SCID Diff.	0
QPI2_DTX_DN[2]	AM43	SCID Diff.	0
QPI2_DTX_DN[3]	AN46	SCID Diff.	0
QPI2_DTX_DN[4]	AL45	SCID Diff.	0
QPI2_DTX_DN[5]	AK43	SCID Diff.	0
QPI2_DTX_DN[6]	AK45	SCID Diff.	0
QPI2_DTX_DN[7]	AH44	SCID Diff.	0
QPI2_DTX_DN[8]	AG43	SCID Diff.	0
QPI2_DTX_DN[9]	AG45	SCID Diff.	0
QPI2_DTX_DP[0]	AF43	SCID Diff.	0
QPI2_DTX_DP[1]	AJ43	SCID Diff.	0
QPI2_DTX_DP[10]	AD44	SCID Diff.	0
QPI2_DTX_DP[11]	AC46	SCID Diff.	0
QPI2_DTX_DP[12]	AC44	SCID Diff.	0
QPI2_DTX_DP[13]	AB45	SCID Diff.	0
QPI2_DTX_DP[14]	Y45	SCID Diff.	0
QPI2_DTX_DP[15]	W46	SCID Diff.	0
QPI2_DTX_DP[16]	W44	SCID Diff.	0
QPI2_DTX_DP[17]	AA43	SCID Diff.	0
QPI2_DTX_DP[18]	Y43	SCID Diff.	0
QPI2_DTX_DP[19]	AC43	SCID Diff.	0
QPI2_DTX_DP[2]	AL43	SCID Diff.	0
QPI2_DTX_DP[3]	AM46	SCID Diff.	0
QPI2_DTX_DP[4]	AL46	SCID Diff.	0
QPI2_DTX_DP[5]	AK44	SCID Diff.	0
QPI2_DTX_DP[6]	AJ45	SCID Diff.	0

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 14 of 39)

Socket (EMTS)	Land #	Format	IO
QPI2_DTX_DP[7]	AH45	SCID Diff.	0
QPI2_DTX_DP[8]	AG44	SCID Diff.	0
QPI2_DTX_DP[9]	AF45	SCID Diff.	0
QPI3_CLKRX_DN	N45	SCID Diff.	Ι
QPI3_CLKRX_DP	M45	SCID Diff.	Ι
QPI3_CLKTX_DN	E44	SCID Diff.	0
QPI3_CLKTX_DP	D44	SCID Diff.	0
QPI3_DRX_DN[0]	P41	SCID Diff.	I
QPI3_DRX_DN[1]	N41	SCID Diff.	Ι
QPI3_DRX_DN[10]	N43	SCID Diff.	Ι
QPI3_DRX_DN[11]	L44	SCID Diff.	Ι
QPI3_DRX_DN[12]	L43	SCID Diff.	Ι
QPI3_DRX_DN[13]	M41	SCID Diff.	Ι
QPI3_DRX_DN[14]	N40	SCID Diff.	Ι
QPI3_DRX_DN[15]	L40	SCID Diff.	Ι
QPI3_DRX_DN[16]	M38	SCID Diff.	Ι
QPI3_DRX_DN[17]	N38	SCID Diff.	Ι
QPI3_DRX_DN[18]	P40	SCID Diff.	Ι
QPI3_DRX_DN[19]	R39	SCID Diff.	Ι
QPI3_DRX_DN[2]	T42	SCID Diff.	Ι
QPI3_DRX_DN[3]	U43	SCID Diff.	Ι
QPI3_DRX_DN[4]	U44	SCID Diff.	Ι
QPI3_DRX_DN[5]	R43	SCID Diff.	Ι
QPI3_DRX_DN[6]	U46	SCID Diff.	Ι
QPI3_DRX_DN[7]	T45	SCID Diff.	Ι
QPI3_DRX_DN[8]	P44	SCID Diff.	Ι
QPI3_DRX_DN[9]	P46	SCID Diff.	Ι
QPI3_DRX_DP[0]	R41	SCID Diff.	Ι
QPI3_DRX_DP[1]	N42	SCID Diff.	Ι
QPI3_DRX_DP[10]	M43	SCID Diff.	Ι
QPI3_DRX_DP[11]	M44	SCID Diff.	I
QPI3_DRX_DP[12]	L42	SCID Diff.	I
QPI3_DRX_DP[13]	L41	SCID Diff.	Ι
QPI3_DRX_DP[14]	M40	SCID Diff.	I
QPI3_DRX_DP[15]	L39	SCID Diff.	I
QPI3_DRX_DP[16]	L38	SCID Diff.	I
QPI3_DRX_DP[17]	N37	SCID Diff.	Ι
QPI3_DRX_DP[18]	P39	SCID Diff.	Ι
QPI3_DRX_DP[19]	R38	SCID Diff.	Ι
QPI3_DRX_DP[2]	R42	SCID Diff.	I
QPI3_DRX_DP[3]	T43	SCID Diff.	Ι



# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 15 of 39)

Socket (EMTS)	Land #	Format	10
QPI3_DRX_DP[4]	U45	SCID Diff.	Ι
QPI3_DRX_DP[5]	R44	SCID Diff.	I
QPI3_DRX_DP[6]	T46	SCID Diff.	Ι
QPI3_DRX_DP[7]	R45	SCID Diff.	Ι
QPI3_DRX_DP[8]	P45	SCID Diff.	I
QPI3_DRX_DP[9]	N46	SCID Diff.	Ι
QPI3_DTX_DN[0]	J40	SCID Diff.	0
QPI3_DTX_DN[1]	H42	SCID Diff.	0
QPI3_DTX_DN[10]	C45	SCID Diff.	0
QPI3_DTX_DN[11]	B44	SCID Diff.	0
QPI3_DTX_DN[12]	F42	SCID Diff.	0
QPI3_DTX_DN[13]	B42	SCID Diff.	0
QPI3_DTX_DN[14]	A41	SCID Diff.	0
QPI3_DTX_DN[15]	D42	SCID Diff.	0
QPI3_DTX_DN[16]	C39	SCID Diff.	0
QPI3_DTX_DN[17]	F41	SCID Diff.	0
QPI3_DTX_DN[18]	E39	SCID Diff.	0
QPI3_DTX_DN[19]	E40	SCID Diff.	0
QPI3_DTX_DN[2]	G43	SCID Diff.	0
QPI3_DTX_DN[3]	J43	SCID Diff.	0
QPI3_DTX_DN[4]	F43	SCID Diff.	0
QPI3_DTX_DN[5]	K46	SCID Diff.	0
QPI3_DTX_DN[6]	J45	SCID Diff.	0
QPI3_DTX_DN[7]	G44	SCID Diff.	0
QPI3_DTX_DN[8]	G46	SCID Diff.	0
QPI3_DTX_DN[9]	E45	SCID Diff.	0
QPI3_DTX_DP[0]	J41	SCID Diff.	0
QPI3_DTX_DP[1]	J42	SCID Diff.	0
QPI3_DTX_DP[10]	C44	SCID Diff.	0
QPI3_DTX_DP[11]	B43	SCID Diff.	0
QPI3_DTX_DP[12]	E42	SCID Diff.	0
QPI3_DTX_DP[13]	C42	SCID Diff.	0
QPI3_DTX_DP[14]	B41	SCID Diff.	0
QPI3_DTX_DP[15]	D41	SCID Diff.	0
QPI3_DTX_DP[16]	C40	SCID Diff.	0
QPI3_DTX_DP[17]	F40	SCID Diff.	0
QPI3_DTX_DP[18]	F39	SCID Diff.	0
QPI3_DTX_DP[19]	D40	SCID Diff.	0
QPI3_DTX_DP[2]	H43	SCID Diff.	0
QPI3_DTX_DP[3]	J44	SCID Diff.	0
QPI3_DTX_DP[4]	F44	SCID Diff.	0

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 16 of 39)

Socket (EMTS)	Land #	Format	10
QPI3_DTX_DP[5]	J46	SCID Diff.	0
QPI3_DTX_DP[6]	H45	SCID Diff.	0
QPI3_DTX_DP[7]	G45	SCID Diff.	0
QPI3_DTX_DP[8]	F46	SCID Diff.	0
QPI3_DTX_DP[9]	E46	SCID Diff.	0
RESET_N	B4	GTL	Ι
RSVD	AA10		IO
RSVD	AA2		IO
RSVD	AB3		IO
RSVD	AD37		IO
RSVD	AE38		IO
RSVD	AF10		IO
RSVD	AG10		IO
RSVD	AG37		IO
RSVD	AG5		IO
RSVD	AG6		IO
RSVD	AG7		IO
RSVD	AG9		IO
RSVD	AH10		IO
RSVD	AH3		IO
RSVD	AH38		IO
RSVD	AH4		IO
RSVD	AH5		IO
RSVD	AH7		IO
RSVD	AH8		IO
RSVD	AH9		IO
RSVD	AJ4		IO
RSVD	AJ46		IO
RSVD	AJ5		IO
RSVD	AJ6		IO
RSVD	AJ7		IO
RSVD	AJ8		IO
RSVD	AJ9		IO
RSVD	AK37		IO
RSVD	AK6		IO
RSVD	AK8		IO
RSVD	AK9		IO
RSVD	AL38		IO
RSVD	AL6		IO
RSVD	AL8		IO
RSVD	AM10		IO



Table 4-1.	Pin List, Sorted by Socket
	Name (Sheet 17 of 39)

Socket (EMTS)	Land #	Format	IO
RSVD	AM6		IO
RSVD	AM7		IO
RSVD	AM8		IO
RSVD	AM9		IO
RSVD	AN37		IO
RSVD	AP38		IO
RSVD	AT2		IO
RSVD	AT37		IO
RSVD	AU2		IO
RSVD	AU38		IO
RSVD	AW37		IO
RSVD	AY38		IO
RSVD	B46		IO
RSVD	BC35		IO
RSVD	BC38		IO
RSVD	BC9		IO
RSVD	BD12		IO
RSVD	BD13		IO
RSVD	BD38		IO
RSVD	BD9		IO
RSVD	BF12		IO
RSVD	BF3		0
RSVD	BG2		0
RSVD	BG32		0
RSVD	BG45		0
RSVD	BH15		0
RSVD	BH16		0
RSVD	C46		0
RSVD	D4		0
RSVD	G6		0
RSVD	H9		0
RSVD	J9		0
RSVD	M39		0
RSVD	P37		0
RSVD	P38		0
RSVD	Р9		0
RSVD	R9		0
RSVD	W38		0
RSVD	W9		IO
RSVD	Y10		IO
RSVD	Y9		IO

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 18 of 39)

Socket (EMTS)	Land #	Format	IO
RUNBIST	BJ10	GTL	Ι
SKTDIS_N	BG11	GTL	Ι
SKTID[0]	BK14	CMOS	Ι
SKTID[1]	BJ14	CMOS	Ι
SKTID[2]	BH14	CMOS	Ι
SKTOCC_N	BJ13		0
SM_WP	BK12	CMOS	Ι
SMBCLK	BJ12	CMOS	I/OD
SMBDAT	BH12	CMOS	I/OD
SPDCLK	BG10	CMOS	I/OD
SPDDAT	BG9	CMOS	I/OD
SYSCLK_DN	Т38	Differential	Ι
SYSCLK_DP	U38	Differential	Ι
SYSCLK_LAI	AA39	Differential	Ι
SYSCLK_LAI_N	AA38	Differential	Ι
TCLK	K10	GTL	Ι
TDI	L9	GTL	Ι
TDO	L10	GTL-OD	0
TEST[0]	A1		Ι
TEST[1]	A46		IO
TEST[2]	BM46		Ι
TEST[3]	BM1		IO
Test-Hi	AP10	GTL	Ι
THERMALERT_N	BG13	CMOS	OD
THERMTRIP_N	F5	GTL-OD	0
TMS	M9	GTL	Ι
TRST_N	M10	GTL	Ι
VCACHE	BC15	Power	Ι
VCACHE	BC17	Power	Ι
VCACHE	BC18	Power	Ι
VCACHE	BC20	Power	Ι
VCACHE	BC21	Power	Ι
VCACHE	BC23	Power	Ι
VCACHE	BC24	Power	Ι
VCACHE	BC26	Power	Ι
VCACHE	BC27	Power	Ι
VCACHE	BC29	Power	Ι
VCACHE	BC30	Power	Ι
VCACHE	BC32	Power	Ι
VCACHE	BC33	Power	Ι
VCACHE	BD15	Power	Ι





### Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 19 of 39)

Socket (EMTS)	Land #	Format	10
VCACHE	BD17	Power	Ι
VCACHE	BD18	Power	I
VCACHE	BD20	Power	I
VCACHE	BD21	Power	I
VCACHE	BD23	Power	Ι
VCACHE	BD24	Power	Ι
VCACHE	BD26	Power	I
VCACHE	BD27	Power	Ι
VCACHE	BD29	Power	Ι
VCACHE	BD30	Power	I
VCACHE	BD32	Power	I
VCACHE	BD33	Power	Ι
VCACHE	BE15	Power	I
VCACHE	BE17	Power	Ι
VCACHE	BE18	Power	Ι
VCACHE	BE20	Power	Ι
VCACHE	BE21	Power	Ι
VCACHE	BE23	Power	Ι
VCACHE	BE24	Power	Ι
VCACHE	BE26	Power	Ι
VCACHE	BE27	Power	Ι
VCACHE	BE29	Power	Ι
VCACHE	BE30	Power	Ι
VCACHE	BF15	Power	Ι
VCACHE	BF17	Power	Ι
VCACHE	BF18	Power	Ι
VCACHE	BF20	Power	Ι
VCACHE	BF27	Power	Ι
VCACHE	BF29	Power	Ι
VCACHE	BF30	Power	Ι
VCACHE	BG15	Power	I
VCACHE	BG17	Power	I
VCACHE	BG18	Power	I
VCACHE	BG20	Power	I
VCACHE	BG27	Power	I
VCACHE	BG29	Power	I
VCACHE	BG30	Power	I
VCACHE	BH17	Power	I
VCACHE	BH18	Power	I
VCACHE	BH20	Power	I
VCACHE	BH27	Power	Ι

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 20 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
VCACHE	BH29	Power	Ι
VCACHE	BH30	Power	Ι
VCACHE	BJ18	Power	Ι
VCACHE	BJ20	Power	Ι
VCACHE	BJ21	Power	Ι
VCACHE	BJ23	Power	Ι
VCACHE	BJ24	Power	Ι
VCACHE	BJ26	Power	Ι
VCACHE	BJ27	Power	Ι
VCACHE	BJ29	Power	Ι
VCACHE	BJ30	Power	Ι
VCACHE	BK20	Power	Ι
VCACHE	BK21	Power	Ι
VCACHE	BK23	Power	Ι
VCACHE	BK24	Power	Ι
VCACHE	BK26	Power	Ι
VCACHE	BK27	Power	Ι
VCACHE	BK29	Power	Ι
VCACHE	BK30	Power	Ι
VCACHE	BL20	Power	Ι
VCACHE	BL21	Power	Ι
VCACHE	BL23	Power	Ι
VCACHE	BL24	Power	Ι
VCACHE	BL26	Power	Ι
VCACHE	BL27	Power	Ι
VCACHE	BL29	Power	Ι
VCACHE	BL30	Power	Ι
VCACHE	BM20	Power	I
VCACHE	BM21	Power	I
VCACHE	BM26	Power	I
VCACHE	BM27	Power	I
VCACHE	BM29	Power	I
VCACHE	BM30	Power	I
VCACHESENSE	BK18	Power	IO
VCC33	BE10	Power	Ι
VCC33	BE11	Power	Ι
VCC33	BE12	Power	Ι
VCCCORE	K38	Power	Ι
VCCCORE	K37	Power	Ι
VCCCORE	K35	Power	Ι
VCCCORE	K34	Power	I



Table 4-1.	Pin List, Sorted by Socket
	Name (Sheet 21 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
VCCCORE	K32	Power	I
VCCCORE	K31	Power	I
VCCCORE	K29	Power	I
VCCCORE	K28	Power	I
VCCCORE	K26	Power	I
VCCCORE	K25	Power	I
VCCCORE	K22	Power	I
VCCCORE	K21	Power	I
VCCCORE	K19	Power	Ι
VCCCORE	K18	Power	Ι
VCCCORE	K16	Power	I
VCCCORE	K15	Power	Ι
VCCCORE	K13	Power	I
VCCCORE	K12	Power	I
VCCCORE	J38	Power	Ι
VCCCORE	J37	Power	I
VCCCORE	J35	Power	I
VCCCORE	J34	Power	I
VCCCORE	J32	Power	Ι
VCCCORE	J31	Power	I
VCCCORE	J29	Power	Ι
VCCCORE	J28	Power	I
VCCCORE	J26	Power	I
VCCCORE	J25	Power	Ι
VCCCORE	J22	Power	I
VCCCORE	J21	Power	I
VCCCORE	J19	Power	Ι
VCCCORE	J18	Power	Ι
VCCCORE	J16	Power	Ι
VCCCORE	J15	Power	Ι
VCCCORE	J13	Power	Ι
VCCCORE	J12	Power	Ι
VCCCORE	J10	Power	I
VCCCORE	H38	Power	Ι
VCCCORE	H37	Power	Ι
VCCCORE	H35	Power	Ι
VCCCORE	H34	Power	Ι
VCCCORE	H32	Power	Ι
VCCCORE	H31	Power	Ι
VCCCORE	H29	Power	Ι
VCCCORE	H28	Power	I

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 22 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
VCCCORE	H26	Power	I
VCCCORE	H25	Power	I
VCCCORE	H22	Power	Ι
VCCCORE	H21	Power	Ι
VCCCORE	H19	Power	Ι
VCCCORE	H18	Power	Ι
VCCCORE	H16	Power	Ι
VCCCORE	H15	Power	Ι
VCCCORE	H13	Power	Ι
VCCCORE	H12	Power	Ι
VCCCORE	H10	Power	Ι
VCCCORE	G38	Power	Ι
VCCCORE	G37	Power	Ι
VCCCORE	G35	Power	Ι
VCCCORE	G34	Power	Ι
VCCCORE	G32	Power	Ι
VCCCORE	G31	Power	Ι
VCCCORE	G29	Power	Ι
VCCCORE	G28	Power	Ι
VCCCORE	G19	Power	Ι
VCCCORE	G18	Power	Ι
VCCCORE	G16	Power	Ι
VCCCORE	G15	Power	Ι
VCCCORE	G13	Power	Ι
VCCCORE	G12	Power	Ι
VCCCORE	G10	Power	Ι
VCCCORE	G9	Power	Ι
VCCCORE	F38	Power	Ι
VCCCORE	F37	Power	Ι
VCCCORE	F35	Power	Ι
VCCCORE	F34	Power	Ι
VCCCORE	F32	Power	Ι
VCCCORE	F31	Power	I
VCCCORE	F29	Power	Ι
VCCCORE	F28	Power	Ι
VCCCORE	F19	Power	Ι
VCCCORE	F18	Power	Ι
VCCCORE	F16	Power	Ι
VCCCORE	F15	Power	I
VCCCORE	F13	Power	Ι
VCCCORE	F12	Power	I





### Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 23 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
VCCCORE	F10	Power	I
VCCCORE	F9	Power	Ι
VCCCORE	E38	Power	Ι
VCCCORE	E37	Power	I
VCCCORE	E35	Power	Ι
VCCCORE	E34	Power	Ι
VCCCORE	E32	Power	I
VCCCORE	E31	Power	I
VCCCORE	E29	Power	I
VCCCORE	E28	Power	I
VCCCORE	E19	Power	Ι
VCCCORE	E18	Power	I
VCCCORE	E16	Power	I
VCCCORE	E15	Power	I
VCCCORE	E13	Power	Ι
VCCCORE	E12	Power	Ι
VCCCORE	E10	Power	I
VCCCORE	E9	Power	I
VCCCORE	D38	Power	Ι
VCCCORE	D37	Power	I
VCCCORE	D35	Power	Ι
VCCCORE	D34	Power	I
VCCCORE	D32	Power	I
VCCCORE	D31	Power	Ι
VCCCORE	D29	Power	I
VCCCORE	D28	Power	Ι
VCCCORE	D26	Power	Ι
VCCCORE	D25	Power	I
VCCCORE	D22	Power	I
VCCCORE	D21	Power	Ι
VCCCORE	D19	Power	I
VCCCORE	D18	Power	I
VCCCORE	D16	Power	Ι
VCCCORE	D15	Power	I
VCCCORE	D13	Power	I
VCCCORE	D12	Power	I
VCCCORE	D10	Power	I
VCCCORE	D9	Power	I
VCCCORE	C38	Power	I
VCCCORE	C37	Power	I
VCCCORE	C35	Power	Ι

### Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 24 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
VCCCORE	C34	Power	Ι
VCCCORE	C32	Power	Ι
VCCCORE	C31	Power	Ι
VCCCORE	C29	Power	Ι
VCCCORE	C28	Power	Ι
VCCCORE	C26	Power	Ι
VCCCORE	C25	Power	Ι
VCCCORE	C22	Power	Ι
VCCCORE	C21	Power	Ι
VCCCORE	C19	Power	Ι
VCCCORE	C18	Power	Ι
VCCCORE	C16	Power	I
VCCCORE	C15	Power	Ι
VCCCORE	C13	Power	Ι
VCCCORE	C12	Power	Ι
VCCCORE	C10	Power	Ι
VCCCORE	C9	Power	I
VCCCORE	B38	Power	I
VCCCORE	B37	Power	Ι
VCCCORE	B35	Power	I
VCCCORE	B34	Power	I
VCCCORE	B32	Power	Ι
VCCCORE	B31	Power	Ι
VCCCORE	B29	Power	Ι
VCCCORE	B28	Power	Ι
VCCCORE	B26	Power	Ι
VCCCORE	B25	Power	I
VCCCORE	B22	Power	Ι
VCCCORE	B21	Power	I
VCCCORE	B19	Power	Ι
VCCCORE	B18	Power	I
VCCCORE	B16	Power	Ι
VCCCORE	B15	Power	Ι
VCCCORE	B13	Power	Ι
VCCCORE	B12	Power	Ι
VCCCORE	B10	Power	Ι
VCCCORE	B9	Power	Ι
VCCCORE	A38	Power	Ι
VCCCORE	A37	Power	Ι
VCCCORE	A35	Power	Ι
VCCCORE	A34	Power	I



Table 4-1.	Pin List, Sorted by Socket
	Name (Sheet 25 of 39)

Socket (EMTS)	Land #	Format	10
VCCCORE	A32	Power	I
VCCCORE	A31	Power	Ι
VCCCORE	A29	Power	Ι
VCCCORE	A28	Power	Ι
VCCCORE	A26	Power	I
VCCCORE	A21	Power	I
VCCCORE	A19	Power	I
VCCCORE	A18	Power	Ι
VCCCORE	A16	Power	I
VCCCORE	A15	Power	Ι
VCCCORE	A13	Power	Ι
VCCCORE	A12	Power	I
VCCCORE	A10	Power	I
VCCCORE	A9	Power	I
VCORESENSE	F7	Power	IO
VID[0]	E7	CMOS	IO
VID[1]	E6	CMOS	IO
VID[2]	D7	CMOS	IO
VID[3]	D6	CMOS	IO
VID[4]	C7	CMOS	IO
VID[5]	C6	CMOS	IO
VID[6]	B7	CMOS	IO
VID[7]	A6	CMOS	IO
VIO_VID[1]	BH38	CMOS	0
VIO_VID[2]	BK38	CMOS	0
VIO_VID[3]	BM38	CMOS	0
VIO_VID[4]	BM39	CMOS	0
VIOC	AA42	POWER	Ι
VIOC	AC36	POWER	Ι
VIOC	AC42	POWER	Ι
VIOC	AD42	POWER	Ι
VIOC	AF36	POWER	I
VIOC	AF42	POWER	Ι
VIOC	AG42	POWER	Ι
VIOC	AJ36	POWER	Ι
VIOC	AJ42	POWER	Ι
VIOC	AK42	POWER	Ι
VIOC	AM36	POWER	Ι
VIOC	AM42	POWER	Ι
VIOC	AN42	POWER	Ι
VIOC	AR36	POWER	Ι

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 26 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
VIOC	AR42	POWER	Ι
VIOC	AT42	POWER	Ι
VIOC	AV36	POWER	Ι
VIOC	AV42	POWER	Ι
VIOC	AW42	POWER	Ι
VIOC	BA36	POWER	Ι
VIOC	BA42	POWER	Ι
VIOC	BB37	POWER	Ι
VIOC	BB42	POWER	Ι
VIOC	BD42	POWER	Ι
VIOC	BE42	POWER	Ι
VIOC	BF41	POWER	Ι
VIOC	BG36	POWER	Ι
VIOC	BG37	POWER	Ι
VIOC	BG38	POWER	Ι
VIOC	BG39	POWER	Ι
VIOC	BG41	POWER	Ι
VIOC	BH34	POWER	Ι
VIOC	BH35	POWER	Ι
VIOC	BH41	POWER	Ι
VIOC	BK34	POWER	Ι
VIOC	BL34	POWER	Ι
VIOC	M36	POWER	Ι
VIOC	P36	POWER	Ι
VIOC	U36	POWER	Ι
VIOC	V42	POWER	Ι
VIOC	V43	POWER	Ι
VIOC	V44	POWER	Ι
VIOC	V45	POWER	Ι
VIOC	Y36	POWER	Ι
VIOC	Y42	POWER	Ι
VIOF	AB9	POWER	Ι
VIOF	AC10	POWER	Ι
VIOF	AC11	POWER	Ι
VIOF	AE9	POWER	Ι
VIOF	AF11	POWER	I
VIOF	AJ10	POWER	Ι
VIOF	AJ11	POWER	Ι
VIOF	AL10	POWER	Ι
VIOF	AM11	POWER	Ι
VIOF	AN10	POWER	Ι



### Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 27 of 39)

Socket (EMTS)	Land #	Format	IO
VIOF	AN8	POWER	Ι
VIOF	AP9	POWER	Ι
VIOF	AR10	POWER	Ι
VIOF	AR11	POWER	Ι
VIOF	AT9	POWER	Ι
VIOF	AU9	POWER	Ι
VIOF	AV10	POWER	Ι
VIOF	AV11	POWER	Ι
VIOF	BA1	POWER	Ι
VIOF	BA10	POWER	I
VIOF	BA11	POWER	Ι
VIOF	BA2	POWER	I
VIOF	BA3	POWER	I
VIOF	BA7	POWER	I
VIOF	BA8	POWER	I
VIOF	BB10	POWER	Ι
VIOF	BB11	POWER	I
VIOF	BB2	POWER	Ι
VIOF	BB4	POWER	I
VIOF	BB5	POWER	Ι
VIOF	BB6	POWER	Ι
VIOF	BB8	POWER	Ι
VIOF	P10	POWER	Ι
VIOF	P11	POWER	Ι
VIOF	R10	POWER	I
VIOF	R11	POWER	Ι
VIOF	T1	POWER	Ι
VIOF	T2	POWER	Ι
VIOF	T4	POWER	Ι
VIOF	Т6	POWER	Ι
VIOF	T7	POWER	Ι
VIOF	Т8	POWER	Ι
VIOF	U1	POWER	Ι
VIOF	U10	POWER	Ι
VIOF	U11	POWER	Ι
VIOF	U5	POWER	Ι
VIOF	U8	POWER	Ι
VIOF	U9	POWER	Ι
VIOF	Y11	POWER	Ι
VIOPWRGOOD	H41	CMOS	Ι
VREG	AJ2	POWER	I

### Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 28 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
VREG	AK1	POWER	Ι
VREG	AK2	POWER	Ι
VREG	AK3	POWER	Ι
VREG	AK4	POWER	Ι
VREG	AL1	POWER	Ι
VREG	AL2	POWER	Ι
VREG	AL3	POWER	Ι
VREG	AL4	POWER	Ι
VREG	AL5	POWER	Ι
VSS	A11	GND	Ι
VSS	A14	GND	Ι
VSS	A17	GND	Ι
VSS	A2	GND	Ι
VSS	A20	GND	Ι
VSS	A27	GND	Ι
VSS	A3	GND	Ι
VSS	A30	GND	Ι
VSS	A33	GND	Ι
VSS	A36	GND	Ι
VSS	A39	GND	Ι
VSS	A4	GND	Ι
VSS	A40	GND	Ι
VSS	A42	GND	Ι
VSS	A43	GND	Ι
VSS	A44	GND	Ι
VSS	A45	GND	Ι
VSS	A7	GND	Ι
VSS	A8	GND	Ι
VSS	AA11	GND	Ι
VSS	AA3	GND	Ι
VSS	AA36	GND	Ι
VSS	AA41	GND	I
VSS	AA46	GND	Ι
VSS	AA5	GND	I
VSS	AA9	GND	I
VSS	AB10	GND	I
VSS	AB11	GND	I
VSS	AB36	GND	I
VSS	AB38	GND	I
VSS	AB42	GND	I
VSS	AB44	GND	Ι



Table 4-1.	Pin List, Sorted by Socket
	Name (Sheet 29 of 39)

Socket (EMTS)	Land #	Format	10
VSS	AB7	GND	I
VSS	AC1	GND	Ι
VSS	AC39	GND	Ι
VSS	AC4	GND	Ι
VSS	AC9	GND	Ι
VSS	AD10	GND	Ι
VSS	AD11	GND	Ι
VSS	AD36	GND	I
VSS	AD41	GND	Ι
VSS	AD45	GND	Ι
VSS	AD5	GND	Ι
VSS	AD7	GND	I
VSS	AE10	GND	I
VSS	AE11	GND	I
VSS	AE3	GND	I
VSS	AE36	GND	I
VSS	AE37	GND	I
VSS	AE42	GND	I
VSS	AE7	GND	Ι
VSS	AF39	GND	I
VSS	AF44	GND	I
VSS	AF9	GND	I
VSS	AG11	GND	I
VSS	AG36	GND	I
VSS	AG4	GND	I
VSS	AG41	GND	I
VSS	AG8	GND	Ι
VSS	AH11	GND	Ι
VSS	AH2	GND	Ι
VSS	AH36	GND	Ι
VSS	AH37	GND	I
VSS	AH42	GND	I
VSS	AH6	GND	I
VSS	AJ1	GND	I
VSS	AJ3	GND	Ι
VSS	AJ39	GND	Ι
VSS	AJ44	GND	Ι
VSS	AK10	GND	Ι
VSS	AK11	GND	Ι
VSS	AK36	GND	Ι
VSS	AK41	GND	I

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 30 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
VSS	AK46	GND	Ι
VSS	AK5	GND	Ι
VSS	AK7	GND	Ι
VSS	AL11	GND	Ι
VSS	AL36	GND	Ι
VSS	AL37	GND	Ι
VSS	AL42	GND	Ι
VSS	AL44	GND	Ι
VSS	AL7	GND	Ι
VSS	AL9	GND	Ι
VSS	AM2	GND	Ι
VSS	AM3	GND	Ι
VSS	AM39	GND	Ι
VSS	AM5	GND	Ι
VSS	AN11	GND	Ι
VSS	AN3	GND	Ι
VSS	AN36	GND	Ι
VSS	AN41	GND	Ι
VSS	AN45	GND	Ι
VSS	AN7	GND	Ι
VSS	AN9	GND	Ι
VSS	AP1	GND	Ι
VSS	AP11	GND	Ι
VSS	AP36	GND	Ι
VSS	AP37	GND	Ι
VSS	AP4	GND	Ι
VSS	AP42	GND	Ι
VSS	AP44	GND	Ι
VSS	AP5	GND	Ι
VSS	AR39	GND	Ι
VSS	AR5	GND	Ι
VSS	AR7	GND	Ι
VSS	AR9	GND	Ι
VSS	AT1	GND	Ι
VSS	AT10	GND	Ι
VSS	AT11	GND	Ι
VSS	AT3	GND	Ι
VSS	AT36	GND	Ι
VSS	AT41	GND	Ι
VSS	AT45	GND	Ι
VSS	AU1	GND	Ι



### Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 31 of 39)

Socket (EMTS)	Land #	Format	10
VSS	AU10	GND	I
VSS	AU11	GND	Ι
VSS	AU36	GND	Ι
VSS	AU37	GND	Ι
VSS	AU42	GND	Ι
VSS	AU44	GND	Ι
VSS	AU6	GND	Ι
VSS	AU8	GND	I
VSS	AV39	GND	Ι
VSS	AV5	GND	I
VSS	AV9	GND	Ι
VSS	AW10	GND	Ι
VSS	AW11	GND	I
VSS	AW3	GND	Ι
VSS	AW36	GND	Ι
VSS	AW41	GND	I
VSS	AW45	GND	I
VSS	AW7	GND	Ι
VSS	AY1	GND	Ι
VSS	AY10	GND	I
VSS	AY11	GND	I
VSS	AY36	GND	Ι
VSS	AY37	GND	Ι
VSS	AY42	GND	Ι
VSS	AY44	GND	Ι
VSS	AY6	GND	Ι
VSS	B1	GND	Ι
VSS	B11	GND	Ι
VSS	B14	GND	Ι
VSS	B17	GND	Ι
VSS	B2	GND	Ι
VSS	B20	GND	Ι
VSS	B23	GND	Ι
VSS	B24	GND	Ι
VSS	B27	GND	Ι
VSS	B3	GND	Ι
VSS	B30	GND	Ι
VSS	B33	GND	Ι
VSS	B36	GND	Ι
VSS	B39	GND	Ι
VSS	B40	GND	Ι

### Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 32 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
VSS	B45	GND	Ι
VSS	B6	GND	Ι
VSS	B8	GND	Ι
VSS	BA39	GND	I
VSS	BA4	GND	Ι
VSS	BA9	GND	Ι
VSS	BB3	GND	Ι
VSS	BB36	GND	Ι
VSS	BB41	GND	Ι
VSS	BB45	GND	Ι
VSS	BB7	GND	Ι
VSS	BB9	GND	I
VSS	BC11	GND	I
VSS	BC12	GND	Ι
VSS	BC13	GND	Ι
VSS	BC14	GND	Ι
VSS	BC16	GND	Ι
VSS	BC19	GND	Ι
VSS	BC22	GND	I
VSS	BC25	GND	Ι
VSS	BC28	GND	Ι
VSS	BC31	GND	Ι
VSS	BC34	GND	Ι
VSS	BC37	GND	Ι
VSS	BC42	GND	Ι
VSS	BC5	GND	Ι
VSS	BD11	GND	Ι
VSS	BD14	GND	Ι
VSS	BD16	GND	I
VSS	BD19	GND	I
VSS	BD22	GND	I
VSS	BD25	GND	I
VSS	BD28	GND	I
VSS	BD3	GND	I
VSS	BD31	GND	I
VSS	BD39	GND	Ι
VSS	BD44	GND	I
VSS	BD7	GND	I
VSS	BE1	GND	Ι
VSS	BE13	GND	I
VSS	BE14	GND	Ι



Table 4-1.	Pin List, Sorted by Socket
	Name (Sheet 33 of 39)

Socket (EMTS)	Land #	Format	10
VSS	BE16	GND	Ι
VSS	BE19	GND	Ι
VSS	BE22	GND	Ι
VSS	BE25	GND	Ι
VSS	BE28	GND	Ι
VSS	BE31	GND	Ι
VSS	BE36	GND	Ι
VSS	BE41	GND	Ι
VSS	BE46	GND	Ι
VSS	BE9	GND	Ι
VSS	BF11	GND	Ι
VSS	BF13	GND	Ι
VSS	BF16	GND	Ι
VSS	BF19	GND	Ι
VSS	BF28	GND	Ι
VSS	BF31	GND	Ι
VSS	BF34	GND	Ι
VSS	BF38	GND	Ι
VSS	BF42	GND	Ι
VSS	BF5	GND	Ι
VSS	BF7	GND	Ι
VSS	BG12	GND	Ι
VSS	BG14	GND	Ι
VSS	BG16	GND	Ι
VSS	BG19	GND	Ι
VSS	BG28	GND	Ι
VSS	BG3	GND	Ι
VSS	BG31	GND	I
VSS	BG40	GND	Ι
VSS	BG44	GND	Ι
VSS	BG7	GND	Ι
VSS	BH13	GND	Ι
VSS	BH19	GND	Ι
VSS	BH28	GND	I
VSS	BH31	GND	I
VSS	BH36	GND	I
VSS	BH46	GND	I
VSS	BH9	GND	Ι
VSS	BJ1	GND	I
VSS	BJ11	GND	Ι
VSS	BJ17	GND	Ι

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 34 of 39)

Socket (EMTS)	Land #	Format	IO
VSS	BJ19	GND	Ι
VSS	BJ22	GND	I
VSS	BJ25	GND	Ι
VSS	BJ28	GND	I
VSS	BJ3	GND	I
VSS	BJ31	GND	Ι
VSS	BJ32	GND	I
VSS	BJ34	GND	Ι
VSS	BJ38	GND	Ι
VSS	BJ42	GND	Ι
VSS	BJ44	GND	Ι
VSS	BJ46	GND	Ι
VSS	BJ5	GND	Ι
VSS	BJ7	GND	Ι
VSS	BK1	GND	Ι
VSS	BK15	GND	Ι
VSS	BK19	GND	Ι
VSS	BK22	GND	Ι
VSS	BK25	GND	Ι
VSS	BK28	GND	Ι
VSS	BK31	GND	Ι
VSS	BK40	GND	Ι
VSS	BK46	GND	Ι
VSS	BK7	GND	Ι
VSS	BL1	GND	Ι
VSS	BL13	GND	Ι
VSS	BL19	GND	Ι
VSS	BL2	GND	Ι
VSS	BL22	GND	Ι
VSS	BL25	GND	Ι
VSS	BL28	GND	Ι
VSS	BL3	GND	I
VSS	BL31	GND	I
VSS	BL33	GND	I
VSS	BL36	GND	I
VSS	BL38	GND	I
VSS	BL4	GND	I
VSS	BL44	GND	I
VSS	BL45	GND	Ι
VSS	BL46	GND	I
VSS	BL9	GND	I



### Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 35 of 39)

Socket (EMTS)	Land #	Format	10
VSS	BM11	GND	Ι
VSS	BM16	GND	Ι
VSS	BM19	GND	Ι
VSS	BM2	GND	Ι
VSS	BM28	GND	Ι
VSS	BM3	GND	Ι
VSS	BM31	GND	Ι
VSS	BM34	GND	Ι
VSS	BM4	GND	Ι
VSS	BM40	GND	Ι
VSS	BM42	GND	Ι
VSS	BM43	GND	I
VSS	BM44	GND	Ι
VSS	BM45	GND	I
VSS	BM7	GND	I
VSS	C1	GND	Ι
VSS	C11	GND	Ι
VSS	C14	GND	Ι
VSS	C17	GND	Ι
VSS	C2	GND	Ι
VSS	C20	GND	Ι
VSS	C23	GND	Ι
VSS	C24	GND	Ι
VSS	C27	GND	Ι
VSS	C30	GND	Ι
VSS	C33	GND	Ι
VSS	C36	GND	Ι
VSS	C41	GND	Ι
VSS	C43	GND	Ι
VSS	C5	GND	Ι
VSS	C8	GND	Ι
VSS	D1	GND	Ι
VSS	D11	GND	Ι
VSS	D14	GND	Ι
VSS	D17	GND	Ι
VSS	D20	GND	Ι
VSS	D23	GND	Ι
VSS	D24	GND	Ι
VSS	D27	GND	Ι
VSS	D30	GND	Ι
VSS	D33	GND	Ι

### Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 36 of 39)

Socket (EMTS)	Land #	Format	ΙΟ
VSS	D36	GND	I
VSS	D39	GND	Ι
VSS	D45	GND	Ι
VSS	D46	GND	Ι
VSS	D8	GND	Ι
VSS	E11	GND	Ι
VSS	E14	GND	I
VSS	E17	GND	I
VSS	E20	GND	I
VSS	E27	GND	I
VSS	E30	GND	I
VSS	E33	GND	I
VSS	E36	GND	I
VSS	E41	GND	I
VSS	E43	GND	I
VSS	E5	GND	I
VSS	E8	GND	I
VSS	F11	GND	I
VSS	F14	GND	Ι
VSS	F17	GND	I
VSS	F20	GND	I
VSS	F27	GND	I
VSS	F3	GND	I
VSS	F30	GND	I
VSS	F33	GND	I
VSS	F36	GND	I
VSS	F45	GND	I
VSS	F8	GND	I
VSS	G1	GND	I
VSS	G11	GND	I
VSS	G14	GND	I
VSS	G17	GND	I
VSS	G20	GND	I
VSS	G27	GND	I
VSS	G30	GND	I
VSS	G33	GND	I
VSS	G36	GND	I
VSS	G39	GND	I
VSS	G40	GND	I
VSS	G42	GND	I
VSS	G5	GND	I



Table 4-1.	Pin List, Sorted by Socket	
	Name (Sheet 37 of 39)	

Socket (EMTS)	Land #	Format	10
VSS	G8	GND	Ι
VSS	H11	GND	Ι
VSS	H14	GND	Ι
VSS	H17	GND	Ι
VSS	H20	GND	Ι
VSS	H23	GND	Ι
VSS	H24	GND	Ι
VSS	H27	GND	Ι
VSS	H30	GND	Ι
VSS	H33	GND	I
VSS	H36	GND	Ι
VSS	H39	GND	Ι
VSS	H4	GND	I
VSS	H40	GND	I
VSS	H44	GND	I
VSS	H46	GND	I
VSS	H8	GND	I
VSS	J11	GND	I
VSS	J14	GND	I
VSS	J17	GND	I
VSS	J2	GND	I
VSS	J20	GND	I
VSS	J23	GND	I
VSS	J24	GND	Ι
VSS	J27	GND	I
VSS	J30	GND	I
VSS	J33	GND	Ι
VSS	J36	GND	I
VSS	J39	GND	I
VSS	J7	GND	I
VSS	K11	GND	I
VSS	K14	GND	I
VSS	K17	GND	I
VSS	K20	GND	Ι
VSS	K23	GND	I
VSS	K24	GND	I
VSS	K27	GND	Ι
VSS	K30	GND	I
VSS	K33	GND	Ι
VSS	K36	GND	I
VSS	К39	GND	I

Table 4-1.	Pin List, Sorted by Socke	
	Name (Sheet 38 of 39)	

Socket (EMTS)	Land #	Format	IO
VSS	K40	GND	Ι
VSS	K41	GND	Ι
VSS	K42	GND	Ι
VSS	K43	GND	Ι
VSS	K44	GND	I
VSS	K45	GND	I
VSS	К5	GND	I
VSS	K7	GND	I
VSS	К9	GND	Ι
VSS	L11	GND	I
VSS	L3	GND	Ι
VSS	L36	GND	I
VSS	L37	GND	I
VSS	L4	GND	Ι
VSS	L45	GND	Ι
VSS	L46	GND	Ι
VSS	L6	GND	Ι
VSS	M1	GND	Ι
VSS	M11	GND	Ι
VSS	M2	GND	Ι
VSS	M37	GND	Ι
VSS	M42	GND	Ι
VSS	M46	GND	Ι
VSS	M8	GND	Ι
VSS	N10	GND	I
VSS	N11	GND	I
VSS	N36	GND	I
VSS	N39	GND	I
VSS	N44	GND	Ι
VSS	N5	GND	Ι
VSS	N9	GND	Ι
VSS	P3	GND	I
VSS	P42	GND	I
VSS	P43	GND	I
VSS	P7	GND	I
VSS	R1	GND	I
VSS	R36	GND	I
VSS	R37	GND	I
VSS	R40	GND	I
VSS	R46	GND	I
VSS	T10	GND	Ι

intel

# Table 4-1.Pin List, Sorted by Socket<br/>Name (Sheet 39 of 39)

Socket (EMTS)	Land #	Format	IO
VSS	T11	GND	Ι
VSS	Т3	GND	Ι
VSS	T36	GND	Ι
VSS	T37	GND	Ι
VSS	T44	GND	I
VSS	T5	GND	Ι
VSS	Т9	GND	I
VSS	U2	GND	Ι
VSS	U39	GND	Ι
VSS	U42	GND	Ι
VSS	U7	GND	Ι
VSS	V10	GND	Ι
VSS	V11	GND	Ι
VSS	V36	GND	Ι
VSS	V41	GND	Ι
VSS	V46	GND	I
VSS	V5	GND	Ι
VSS	V9	GND	Ι
VSS	W10	GND	Ι
VSS	W11	GND	Ι
VSS	W3	GND	Ι
VSS	W36	GND	Ι
VSS	W37	GND	Ι
VSS	W42	GND	Ι
VSS	W6	GND	Ι
VSS	W7	GND	Ι
VSS	Y1	GND	Ι
VSS	Y39	GND	Ι
VSS	Y44	GND	Ι
VSSCACHESENSE	BK17	Power	IO
VSSCORESENSE	F6	Power	IO



#### 4.1.2 Processor Pin List, Sorted by Land Number

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 1 of 39)

### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 2 of 39)

Land #	Socket (EMTS)	Format	10
A1	TEST[0]		I
A10	VCCCORE	POWER	Ι
A11	VSS	GND	Ι
A12	VCCCORE	POWER	Ι
A13	VCCCORE	POWER	I
A14	VSS	GND	I
A15	VCCCORE	POWER	Ι
A16	VCCCORE	POWER	I
A17	VSS	GND	Ι
A18	VCCCORE	POWER	I
A19	VCCCORE	POWER	I
A2	VSS	GND	Ι
A20	VSS	GND	I
A21	VCCCORE	POWER	I
A26	VCCCORE	POWER	Ι
A27	VSS	GND	Ι
A28	VCCCORE	POWER	Ι
A29	VCCCORE	POWER	I
A3	VSS	GND	Ι
A30	VSS	GND	I
A31	VCCCORE	POWER	I
A32	VCCCORE	POWER	Ι
A33	VSS	GND	I
A34	VCCCORE	POWER	I
A35	VCCCORE	POWER	I
A36	VSS	GND	I
A37	VCCCORE	POWER	Ι
A38	VCCCORE	POWER	I
A39	VSS	GND	Ι
A4	VSS	GND	Ι
A40	VSS	GND	I
A41	QPI3_DTX_DN[14]	SCID Diff.	0
A42	VSS	GND	Ι
A43	VSS	GND	I
A44	VSS	GND	I
A45	VSS	GND	Ι
A46	TEST[1]		IO
A5	ISENSE_DP	GTL	I
A6	VID[7]	CMOS	IO

Land #	Socket (EMTS)	Format	ΙΟ
A7	VSS	GND	I
A8	VSS	GND	I
A9	VCCCORE	POWERf	I
AA1	FBD1NBIDN[12]	Differential	Ι
AA10	RSVD		IO
AA11	VSS	GND	Ι
AA2	RSVD		IO
AA3	VSS	GND	Ι
AA36	VSS	GND	Ι
AA37	QPI2_DRX_DN[19]	SCID Diff.	I
AA38	SYSCLK_LAI_N	Differential	I
AA39	SYSCLK_LAI	Differential	Ι
AA4	FBD1NBIDP[0]	Differential	I
AA40	QPI2_DRX_DN[10]	SCID Diff.	I
AA41	VSS	GND	Ι
AA42	VIOC	POWER	I
AA43	QPI2_DTX_DP[17]	SCID Diff.	0
AA44	QPI2_DTX_DN[17]	SCID Diff.	0
AA45	QPI2_DTX_DN[14]	SCID Diff.	0
AA46	VSS	GND	I
AA5	VSS	GND	Ι
AA6	FBD1NBICN[12]	Differential	Ι
AA7	FBD1NBICP[6]	Differential	I
AA8	FBD1NBICN[6]	Differential	I
AA9	VSS	GND	Ι
AB1	FBD1NBIDP[12]	Differential	Ι
AB10	VSS	GND	Ι
AB11	VSS	GND	Ι
AB2	FBD1NBICLKDN0	Differential	Ι
AB3	RSVD		IO
AB36	VSS	GND	Ι
AB37	QPI2_DRX_DP[19]	SCID Diff.	Ι
AB38	VSS	GND	Ι
AB39	QPI2_CLKRX_DP	SCID Diff.	Ι
AB4	FBD1NBIDN[0]	Differential	I
AB40	QPI2_CLKRX_DN	SCID Diff.	Ι
AB41	QPI2_DRX_DP[9]	SCID Diff.	I
AB42	VSS	GND	I
AB43	QPI2_DTX_DN[19]	SCID Diff.	0



### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 3 of 39)

Land #	Socket (EMTS)	Format	IO
AB44	VSS	GND	I
AB45	QPI2_DTX_DP[13]	SCID Diff.	0
AB46	QPI2_DTX_DN[13]	SCID Diff.	0
AB5	FBD1NBICLKCN0	Differential	I
AB6	FBD1NBICP[12]	Differential	I
AB7	VSS	GND	Ι
AB8	FBD1NBICP[0]	Differential	I
AB9	VIOF	POWER	Ι
AC1	VSS	GND	Ι
AC10	VIOF	POWER	Ι
AC11	VIOF	POWER	Ι
AC2	FBD1NBICLKDP0	Differential	Ι
AC3	FBD1NBIDN[13]	Differential	I
AC36	VIOC	POWER	I
AC37	QPI2_DRX_DN[0]	SCID Diff.	Ι
AC38	QPI2_DRX_DP[0]	SCID Diff.	Ι
AC39	VSS	GND	Ι
AC4	VSS	GND	Ι
AC40	QPI2_DRX_DP[8]	SCID Diff.	Ι
AC41	QPI2_DRX_DN[9]	SCID Diff.	Ι
AC42	VIOC	POWER	Ι
AC43	QPI2_DTX_DP[19]	SCID Diff.	0
AC44	QPI2_DTX_DP[12]	SCID Diff.	0
AC45	QPI2_DTX_DN[12]	SCID Diff.	0
AC46	QPI2_DTX_DP[11]	SCID Diff.	0
AC5	FBD1NBICLKCP0	Differential	Ι
AC6	FBD1NBICN[13]	Differential	Ι
AC7	FBD1NBICP[13]	Differential	Ι
AC8	FBD1NBICN[0]	Differential	Ι
AC9	VSS	GND	Ι
AD1	FBD1NBIDN[5]	Differential	Ι
AD10	VSS	GND	Ι
AD11	VSS	GND	Ι
AD2	FBD1NBIDP[5]	Differential	Ι
AD3	FBD1NBIDP[13]	Differential	Ι
AD36	VSS	GND	Ι
AD37	RSVD		IO
AD38	QPI2_DRX_DN[1]	SCID Diff.	Ι
AD39	QPI2_DRX_DP[1]	SCID Diff.	Ι
AD4	FBD1NBIDP[1]	Differential	Ι
AD40	QPI2_DRX_DN[8]	SCID Diff.	Ι

### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 4 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
AD41	VSS	GND	I
AD42	VIOC	POWER	I
AD43	QPI2_DTX_DN[10]	SCID Diff.	0
AD44	QPI2_DTX_DP[10]	SCID Diff.	0
AD45	VSS	GND	Ι
AD46	QPI2_DTX_DN[11]	SCID Diff.	0
AD5	VSS	GND	I
AD6	FBD1NBICN[5]	Differential	Ι
AD7	VSS	GND	Ι
AD8	FBD1NBICN[1]	Differential	Ι
AD9	FBD1NBICP[1]	Differential	Ι
AE10	VSS	GND	Ι
AE11	VSS	GND	Ι
AE2	FBD1NBIDN[4]	Differential	Ι
AE3	VSS	GND	Ι
AE36	VSS	GND	Ι
AE37	VSS	GND	Ι
AE38	RSVD		IO
AE39	QPI2_DRX_DP[7]	SCID Diff.	Ι
AE4	FBD1NBIDN[1]	Differential	Ι
AE40	QPI2_DRX_DN[7]	SCID Diff.	Ι
AE41	QPI2_DRX_DP[6]	SCID Diff.	Ι
AE42	VSS	GND	Ι
AE43	QPI2_DTX_DN[0]	SCID Diff.	0
AE44	QPI2_CLKTX_DN	SCID Diff.	0
AE45	QPI2_CLKTX_DP	SCID Diff.	0
AE5	FBD1NBICN[4]	Differential	Ι
AE6	FBD1NBICP[5]	Differential	Ι
AE7	VSS	GND	Ι
AE8	FBD1NBICN[2]	Differential	Ι
AE9	VIOF	POWER	Ι
AF10	RSVD		IO
AF11	VIOF	POWER	Ι
AF2	FBD1NBIDP[4]	Differential	Ι
AF3	FBD1NBIDN[3]	Differential	Ι
AF36	VIOC	POWER	Ι
AF37	QPI2_DRX_DN[2]	SCID Diff.	Ι
AF38	QPI2_DRX_DP[2]	SCID Diff.	Ι
AF39	VSS	GND	I
AF4	FBD1NBIDP[3]	Differential	Ι
AF40	QPI2_DRX_DP[5]	SCID Diff.	Ι



Table 4-2.	Pin List, Sorted by land
	Number (Sheet 5 of 39)

Land #	Socket (EMTS)	Format	IO
AF41	QPI2_DRX_DN[6]	SCID Diff.	Ι
AF42	VIOC	POWER	Ι
AF43	QPI2_DTX_DP[0]	SCID Diff.	0
AF44	VSS	GND	Ι
AF45	QPI2_DTX_DP[9]	SCID Diff.	0
AF5	FBD1NBICP[4]	Differential	Ι
AF6	FBD1NBICN[3]	Differential	Ι
AF7	FBD1NBICP[3]	Differential	Ι
AF8	FBD1NBICP[2]	Differential	Ι
AF9	VSS	GND	Ι
AG10	RSVD		IO
AG11	VSS	GND	Ι
AG2	FBD1NBIDN[2]	Differential	Ι
AG3	FBD1NBIDP[2]	Differential	Ι
AG36	VSS	GND	Ι
AG37	RSVD		IO
AG38	QPI2_DRX_DN[3]	SCID Diff.	Ι
AG39	QPI2_DRX_DP[3]	SCID Diff.	Ι
AG4	VSS	GND	Ι
AG40	QPI2_DRX_DN[5]	SCID Diff.	Ι
AG41	VSS	GND	Ι
AG42	VIOC	POWER	Ι
AG43	QPI2_DTX_DN[8]	SCID Diff.	0
AG44	QPI2_DTX_DP[8]	SCID Diff.	0
AG45	QPI2_DTX_DN[9]	SCID Diff.	0
AG5	RSVD		IO
AG6	RSVD		IO
AG7	RSVD		IO
AG8	VSS	GND	Ι
AG9	RSVD		IO
AH10	RSVD		IO
AH11	VSS	GND	Ι
AH2	VSS	GND	Ι
AH3	RSVD		IO
AH36	VSS	GND	Ι
AH37	VSS	GND	Ι
AH38	RSVD		IO
AH39	QPI2_DRX_DP[4]	SCID Diff.	Ι
AH4	RSVD		IO
AH40	QPI2_DRX_DN[4]	SCID Diff.	Ι
AH41	QPI1_DRX_DN[4]	SCID Diff.	Ι

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 6 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
AH42	VSS	GND	I
AH43	QPI2_DTX_DN[1]	SCID Diff.	0
AH44	QPI2_DTX_DN[7]	SCID Diff.	0
AH45	QPI2_DTX_DP[7]	SCID Diff.	0
AH5	RSVD		IO
AH6	VSS	GND	Ι
AH7	RSVD		IO
AH8	RSVD		IO
AH9	RSVD		IO
AJ1	VSS	GND	I
AJ10	VIOF	POWER	Ι
AJ11	VIOF	POWER	Ι
AJ2	VREG	POWER	I
AJ3	VSS	GND	I
AJ36	VIOC	POWER	I
AJ37	QPI1_DRX_DN[2]	SCID Diff.	I
AJ38	QPI1_DRX_DP[2]	SCID Diff.	I
AJ39	VSS	GND	I
AJ4	RSVD		IO
AJ40	QPI1_DRX_DN[5]	SCID Diff.	I
AJ41	QPI1_DRX_DP[4]	SCID Diff.	I
AJ42	VIOC	POWER	I
AJ43	QPI2_DTX_DP[1]	SCID Diff.	0
AJ44	VSS	GND	Ι
AJ45	QPI2_DTX_DP[6]	SCID Diff.	0
AJ46	RSVD		IO
AJ5	RSVD		IO
AJ6	RSVD		IO
AJ7	RSVD		IO
AJ8	RSVD		IO
AJ9	RSVD		IO
AK1	VREG	POWER	Ι
AK10	VSS	GND	I
AK11	VSS	GND	I
AK2	VREG	POWER	I
AK3	VREG	POWER	I
AK36	VSS	GND	I
AK37	RSVD		IO
AK38	QPI1_DRX_DN[3]	SCID Diff.	I
AK39	QPI1_DRX_DP[3]	SCID Diff.	I
AK4	VREG	POWER	I



### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 7 of 39)

Land #	Socket (EMTS)	Format	IO
AK40	QPI1_DRX_DP[5]	SCID Diff.	Ι
AK41	VSS	GND	Ι
AK42	VIOC	POWER	Ι
AK43	QPI2_DTX_DN[5]	SCID Diff.	0
AK44	QPI2_DTX_DP[5]	SCID Diff.	0
AK45	QPI2_DTX_DN[6]	SCID Diff.	0
AK46	VSS	GND	Ι
AK5	VSS	GND	Ι
AK6	RSVD		IO
AK7	VSS	GND	Ι
AK8	RSVD		IO
AK9	RSVD		IO
AL1	VREG	POWER	Ι
AL10	VIOF	POWER	I
AL11	VSS	GND	Ι
AL2	VREG	POWER	I
AL3	VREG	POWER	Ι
AL36	VSS	GND	Ι
AL37	VSS	GND	I
AL38	RSVD		IO
AL39	QPI1_DRX_DN[6]	SCID Diff.	Ι
AL4	VREG	POWER	Ι
AL40	QPI1_DRX_DP[6]	SCID Diff.	Ι
AL41	QPI1_DRX_DN[7]	SCID Diff.	Ι
AL42	VSS	GND	Ι
AL43	QPI2_DTX_DP[2]	SCID Diff.	0
AL44	VSS	GND	Ι
AL45	QPI2_DTX_DN[4]	SCID Diff.	0
AL46	QPI2_DTX_DP[4]	SCID Diff.	0
AL5	VREG	Power	Ι
AL6	RSVD		IO
AL7	VSS	GND	Ι
AL8	RSVD		IO
AL9	VSS	GND	Ι
AM1	FBD0SBOBN[7]	Differential	0
AM10	RSVD		IO
AM11	VIOF	POWER	Ι
AM2	VSS	GND	Ι
AM3	VSS	GND	Ι
AM36	VIOC	POWER	I
AM37	QPI1_DRX_DN[1]	SCID Diff.	I

### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 8 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
AM38	QPI1_DRX_DP[1]	SCID Diff.	Ι
AM39	VSS	GND	Ι
AM4	FBD0SBOBN[10]	Differential	0
AM40	QPI1_DRX_DN[8]	SCID Diff.	Ι
AM41	QPI1_DRX_DP[7]	SCID Diff.	Ι
AM42	VIOC	POWER	Ι
AM43	QPI2_DTX_DN[2]	SCID Diff.	0
AM44	QPI1_DTX_DP[3]	SCID Diff.	0
AM45	QPI1_DTX_DN[3]	SCID Diff.	0
AM46	QPI2_DTX_DP[3]	SCID Diff.	0
AM5	VSS	GND	Ι
AM6	RSVD		IO
AM7	RSVD		IO
AM8	RSVD		IO
AM9	RSVD		IO
AN1	FBD0SBOBP[7]	Differential	0
AN10	VIOF	POWER	Ι
AN11	VSS	GND	Ι
AN2	FBD0SBOBN[6]	Differential	0
AN3	VSS	GND	Ι
AN36	VSS	GND	I
AN37	RSVD		IO
AN38	QPI1_DRX_DN[0]	SCID Diff.	Ι
AN39	QPI1_DRX_DP[0]	SCID Diff.	Ι
AN4	FBD0SBOBP[10]	Differential	0
AN40	QPI1_DRX_DP[8]	SCID Diff.	Ι
AN41	VSS	GND	Ι
AN42	VIOC	POWER	I
AN43	QPI1_DTX_DN[2]	SCID Diff.	0
AN44	QPI1_DTX_DP[2]	SCID Diff.	0
AN45	VSS	GND	Ι
AN46	QPI2_DTX_DN[3]	SCID Diff.	0
AN5	FBD0SBOAP[7]	Differential	0
AN6	FBD0SBOAN[7]	Differential	0
AN7	VSS	GND	Ι
AN8	VIOF	POWER	Ι
AN9	VSS	GND	Ι
AP1	VSS	GND	Ι
AP10	Test-Hi	GTL	IO
AP11	VSS	GND	Ι
AP2	FBD0SBOBP[6]	Differential	0



# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 9 of 39)

Land #	Socket (EMTS)	Format	IO
AP3	FBD0SBOBN[8]	Differential	0
AP36	VSS	GND	Ι
AP37	VSS	GND	Ι
AP38	RSVD		IO
AP39	QPI1_DRX_DN[9]	SCID Diff.	Ι
AP4	VSS	GND	Ι
AP40	QPI1_DRX_DP[9]	SCID Diff.	Ι
AP41	QPI1_CLKRX_DN	SCID Diff.	Ι
AP42	VSS	GND	Ι
AP43	QPI1_DTX_DP[1]	SCID Diff.	0
AP44	VSS	GND	Ι
AP45	QPI1_DTX_DN[4]	SCID Diff.	0
AP46	QPI1_DTX_DP[4]	SCID Diff.	0
AP5	VSS	GND	Ι
AP6	FBD0SBOAP[6]	Differential	0
AP7	FBD0SBOAN[6]	Differential	0
AP8	FBD0SBOAN[8]	Differential	0
AP9	VIOF	POWER	Ι
AR1	FBD0SBOBP[5]	Differential	0
AR10	VIOF	POWER	Ι
AR11	VIOF	POWER	Ι
AR2	FBD0SBOBN[5]	Differential	0
AR3	FBD0SBOBP[8]	Differential	0
AR36	VIOC	POWER	Ι
AR37	QPI1_DRX_DP[19]	SCID Diff.	Ι
AR38	QPI1_DRX_DN[19]	SCID Diff.	Ι
AR39	VSS	GND	Ι
AR4	FBD0SBOBN[9]	Differential	0
AR40	QPI1_DRX_DN[10]	SCID Diff.	Ι
AR41	QPI1_CLKRX_DP	SCID Diff.	Ι
AR42	VIOC	POWER	Ι
AR43	QPI1_DTX_DN[1]	SCID Diff.	0
AR44	QPI1_DTX_DN[5]	SCID Diff.	0
AR45	QPI1_DTX_DP[5]	SCID Diff.	0
AR46	QPI1_DTX_DN[6]	SCID Diff.	0
AR5	VSS	GND	Ι
AR6	FBD0SBOAN[9]	Differential	0
AR7	VSS	GND	Ι
AR8	FBD0SBOAP[8]	Differential	0
AR9	VSS	GND	Ι
AT1	VSS	GND	Ι

### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 10 of 39)

Land #	Socket (EMTS)	Format	IO
AT10	VSS	GND	Ι
AT11	VSS	GND	Ι
AT2	RSVD		IO
AT3	VSS	GND	Ι
AT36	VSS	GND	Ι
AT37	RSVD		IO
AT38	QPI1_DRX_DP[18]	SCID Diff.	Ι
AT39	QPI1_DRX_DN[18]	SCID Diff.	Ι
AT4	FBD0SBOBP[9]	Differential	0
AT40	QPI1_DRX_DP[10]	SCID Diff.	Ι
AT41	VSS	GND	Ι
AT42	VIOC	POWER	Ι
AT43	QPI1_DTX_DN[0]	SCID Diff.	0
AT44	QPI1_DTX_DP[0]	SCID Diff.	0
AT45	VSS	GND	Ι
AT46	QPI1_DTX_DP[6]	SCID Diff.	0
AT5	FBD0SBOCLKAP0	Differential	0
AT6	FBD0SBOAP[9]	Differential	0
AT7	FBD0SBOAP[5]	Differential	0
AT8	FBD0SBOAN[5]	Differential	0
AT9	VIOF	POWER	Ι
AU1	VSS	GND	Ι
AU10	VSS	GND	Ι
AU11	VSS	GND	Ι
AU2	RSVD		IO
AU3	FBD0SBOCLKBN0	Differential	0
AU36	VSS	GND	Ι
AU37	VSS	GND	Ι
AU38	RSVD		IO
AU39	QPI1_DRX_DN[11]	SCID Diff.	Ι
AU4	FBD0SBOCLKBP0	Differential	0
AU40	QPI1_DRX_DP[11]	SCID Diff.	Ι
AU41	QPI1_DRX_DN[12]	SCID Diff.	Ι
AU42	VSS	GND	Ι
AU43	QPI1_DTX_DP[19]	SCID Diff.	0
AU44	VSS	GND	Ι
AU45	QPI1_DTX_DN[7]	SCID Diff.	0
AU46	QPI1_DTX_DP[7]	SCID Diff.	0
AU5	FBD0SBOCLKAN0	Differential	0
AU6	VSS	GND	Ι
AU7	FBD0SBOAN[4]	Differential	0



### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 11 of 39)

Land #	Socket (EMTS)	Format	10
AU8	VSS	GND	I
AU9	VIOF	POWER	Ι
AV1	FBD0SBOBN[3]	Differential	0
AV10	VIOF	POWER	I
AV11	VIOF	POWER	Ι
AV2	FBD0SBOBP[4]	Differential	0
AV3	FBD0SBOBN[4]	Differential	0
AV36	VIOC	POWER	Ι
AV37	QPI1_DRX_DP[16]	SCID Diff.	Ι
AV38	QPI1_DRX_DN[16]	SCID Diff.	Ι
AV39	VSS	GND	Ι
AV4	FBD0SBOBP[0]	Differential	0
AV40	QPI1_DRX_DN[13]	SCID Diff.	Ι
AV41	QPI1_DRX_DP[12]	SCID Diff.	Ι
AV42	VIOC	POWER	Ι
AV43	QPI1_DTX_DN[19]	SCID Diff.	0
AV44	QPI1_DTX_DN[8]	SCID Diff.	0
AV45	QPI1_DTX_DP[8]	SCID Diff.	0
AV46	QPI1_DTX_DN[9]	SCID Diff.	0
AV5	VSS	GND	Ι
AV6	FBD0SBOAN[3]	Differential	0
AV7	FBD0SBOAP[4]	Differential	0
AV8	FBD0SBOAP[10]	Differential	0
AV9	VSS	GND	Ι
AW1	FBD0SBOBP[3]	Differential	0
AW10	VSS	GND	Ι
AW11	VSS	GND	Ι
AW2	FBD0SBOBN[2]	Differential	0
AW3	VSS	GND	Ι
AW36	VSS	GND	Ι
AW37	RSVD		IO
AW38	QPI1_DRX_DP[14]	SCID Diff.	Ι
AW39	QPI1_DRX_DN[14]	SCID Diff.	Ι
AW4	FBD0SBOBN[0]	Differential	0
AW40	QPI1_DRX_DP[13]	SCID Diff.	Ι
AW41	VSS	GND	Ι
AW42	VIOC	POWER	Ι
AW43	QPI1_DTX_DP[18]	SCID Diff.	0
AW44	QPI1_DTX_DN[18]	SCID Diff.	0
AW45	VSS	GND	Ι
AW46	QPI1_DTX_DP[9]	SCID Diff.	0

### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 12 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
AW5	FBD0SBOAN[2]	Differential	0
AW6	FBD0SBOAP[3]	Differential	0
AW7	VSS	GND	I
AW8	FBD0SBOAN[10]	Differential	0
AW9	Proc_ID[0]	CMOS	0
AY1	VSS	GND	Ι
AY10	VSS	GND	I
AY11	VSS	GND	I
AY2	FBD0SBOBP[2]	Differential	0
AY3	FBD0SBOBN[1]	Differential	0
AY36	VSS	GND	I
AY37	VSS	GND	I
AY38	RSVD		IO
AY39	QPI1_DRX_DP[15]	SCID Diff.	Ι
AY4	FBD0SBOBP[1]	Differential	0
AY40	QPI1_DRX_DN[15]	SCID Diff.	I
AY41	QPI0_DRX_DN[1]	SCID Diff.	I
AY42	VSS	GND	I
AY43	QPI1_DTX_DP[17]	SCID Diff.	0
AY44	VSS	GND	I
AY45	QPI1_CLKTX_DN	SCID Diff.	0
AY46	QPI1_CLKTX_DP	SCID Diff.	0
AY5	FBD0SBOAP[2]	Differential	0
AY6	VSS	GND	Ι
AY7	FBD0SBOAN[1]	Differential	0
AY8	FBD0SBOAP[1]	Differential	0
AY9	Proc_ID[1]	CMOS	0
B1	VSS	GND	I
B10	VCCCORE	POWER	Ι
B11	VSS	GND	Ι
B12	VCCCORE	POWER	I
B13	VCCCORE	POWER	Ι
B14	VSS	GND	Ι
B15	VCCCORE	POWER	I
B16	VCCCORE	POWER	I
B17	VSS	GND	I
B18	VCCCORE	POWER	I
B19	VCCCORE	POWER	I
B2	VSS	GND	I
B20	VSS	GND	I
B21	VCCCORE	POWER	Ι



Table 4-2.	Pin List, Sorted by land
	Number (Sheet 13 of 39)

Land #	Socket (EMTS)	Format	IO
B22	VCCCORE	POWER	Ι
B23	VSS	GND	Ι
B24	VSS	GND	Ι
B25	VCCCORE	POWER	Ι
B26	VCCCORE	POWER	Ι
B27	VSS	GND	Ι
B28	VCCCORE	POWER	Ι
B29	VCCCORE	POWER	Ι
B3	VSS	GND	Ι
B30	VSS	GND	Ι
B31	VCCCORE	POWER	Ι
B32	VCCCORE	POWER	Ι
B33	VSS	GND	Ι
B34	VCCCORE	POWER	Ι
B35	VCCCORE	POWER	Ι
B36	VSS	GND	Ι
B37	VCCCORE	POWER	Ι
B38	VCCCORE	POWER	Ι
B39	VSS	GND	Ι
B4	RESET_N	GTL	Ι
B40	VSS	GND	Ι
B41	QPI3_DTX_DP[14]	SCID Diff.	0
B42	QPI3_DTX_DN[13]	SCID Diff.	0
B43	QPI3_DTX_DP[11]	SCID Diff.	0
B44	QPI3_DTX_DN[11]	SCID Diff.	0
B45	VSS	GND	Ι
B46	RSVD		IO
B5	ISENSE_DN	GTL	Ι
B6	VSS	GND	Ι
B7	VID[6]	CMOS	IO
B8	VSS	GND	Ι
B9	VCCCORE	POWER	Ι
BA1	VIOF	POWER	Ι
BA10	VIOF	POWER	Ι
BA11	VIOF	POWER	Ι
BA2	VIOF	POWER	Ι
BA3	VIOF	POWER	Ι
BA36	VIOC	POWER	Ι
BA37	QPI1_DRX_DP[17]	SCID Diff.	Ι
BA38	QPI1_DRX_DN[17]	SCID Diff.	Ι
BA39	VSS	GND	Ι

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 14 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
BA4	VSS	GND	Ι
BA40	QPI0_DRX_DN[2]	SCID Diff.	Ι
BA41	QPI0_DRX_DP[1]	SCID Diff.	Ι
BA42	VIOC	POWER	Ι
BA43	QPI1_DTX_DN[17]	SCID Diff.	0
BA44	QPI1_DTX_DN[10]	SCID Diff.	0
BA45	QPI1_DTX_DP[10]	SCID Diff.	0
BA46	QPI1_DTX_DN[11]	SCID Diff.	0
BA5	FBD0SBOAN[0]	Differential	0
BA6	FBD0SBOAP[0]	Differential	0
BA7	VIOF	POWER	Ι
BA8	VIOF	POWER	Ι
BA9	VSS	GND	I
BB10	VIOF	POWER	I
BB11	VIOF	POWER	I
BB2	VIOF	POWER	Ι
BB3	VSS	GND	Ι
BB36	VSS	GND	Ι
BB37	VIOC	POWER	Ι
BB38	QPI0_DRX_DN[0]	SCID Diff.	Ι
BB39	QPI0_DRX_DP[0]	SCID Diff.	Ι
BB4	VIOF	POWER	Ι
BB40	QPI0_DRX_DP[2]	SCID Diff.	Ι
BB41	VSS	GND	Ι
BB42	VIOC	POWER	Ι
BB43	QPI1_DTX_DP[12]	SCID Diff.	0
BB44	QPI1_DTX_DN[12]	SCID Diff.	0
BB45	VSS	GND	I
BB46	QPI1_DTX_DP[11]	SCID Diff.	0
BB5	VIOF	POWER	Ι
BB6	VIOF	POWER	Ι
BB7	VSS	GND	Ι
BB8	VIOF	POWER	Ι
BB9	VSS	GND	Ι
BC10	MEM_THROTTLE0_N	GTL	I
BC11	VSS	GND	I
BC12	VSS	GND	I
BC13	VSS	GND	I
BC14	VSS	GND	I
BC15	VCACHE	Power	I
BC16	VSS	GND	Ι



### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 15 of 39)

Land #	Socket (EMTS)	Format	10
BC17	VCACHE	Power	Ι
BC18	VCACHE	Power	Ι
BC19	VSS	GND	I
BC2	FBD0NBIBP[11]	Differential	Ι
BC20	VCACHE	POWER	Ι
BC21	VCACHE	POWER	Ι
BC22	VSS	GND	I
BC23	VCACHE	POWER	Ι
BC24	VCACHE	POWER	Ι
BC25	VSS	GND	I
BC26	VCACHE	POWER	Ι
BC27	VCACHE	POWER	Ι
BC28	VSS	GND	I
BC29	VCACHE	POWER	Ι
BC3	FBD0NBIBN[11]	Differential	Ι
BC30	VCACHE	POWER	Ι
BC31	VSS	GND	Ι
BC32	VCACHE	POWER	I
BC33	VCACHE	POWER	Ι
BC34	VSS	GND	Ι
BC35	RSVD		IO
BC36	QPI0_DRX_DN[6]	SCID Diff.	Ι
BC37	VSS	GND	I
BC38	RSVD		IO
BC39	QPI0_DRX_DN[3]	SCID Diff.	I
BC4	FBD0NBIBN[10]	Differential	Ι
BC40	QPI0_DRX_DP[3]	SCID Diff.	Ι
BC41	QPI0_DRX_DN[4]	SCID Diff.	Ι
BC42	VSS	GND	Ι
BC43	QPI1_DTX_DN[15]	SCID Diff.	0
BC44	QPI1_DTX_DP[13]	SCID Diff.	0
BC45	QPI1_DTX_DN[13]	SCID Diff.	0
BC5	VSS	GND	Ι
BC6	FBD0NBIAN[10]	Differential	Ι
BC7	FBD0NBIAP[11]	Differential	I
BC8	FBD0NBIAN[11]	Differential	Ι
BC9	RSVD		IO
BD10	MEM_THROTTLE1_N	GTL	I
BD11	VSS	GND	I
BD12	RSVD		IO
BD13	RSVD		IO

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 16 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
BD14	VSS	GND	Ι
BD15	VCACHE	POWER	Ι
BD16	VSS	GND	Ι
BD17	VCACHE	POWER	Ι
BD18	VCACHE	POWER	Ι
BD19	VSS	GND	Ι
BD2	FBD0NBIBN[9]	Differential	I
BD20	VCACHE	POWER	Ι
BD21	VCACHE	POWER	Ι
BD22	VSS	GND	Ι
BD23	VCACHE	POWER	I
BD24	VCACHE	POWER	I
BD25	VSS	GND	Ι
BD26	VCACHE	POWER	Ι
BD27	VCACHE	POWER	Ι
BD28	VSS	GND	Ι
BD29	VCACHE	POWER	Ι
BD3	VSS	GND	Ι
BD30	VCACHE	POWER	I
BD31	VSS	GND	Ι
BD32	VCACHE	POWER	Ι
BD33	VCACHE	POWER	Ι
BD34	QPI0_DRX_DN[19]	SCID Diff.	Ι
BD35	QPI0_DRX_DP[19]	SCID Diff.	Ι
BD36	QPI0_DRX_DP[6]	SCID Diff.	Ι
BD37	QPI0_DRX_DN[9]	SCID Diff.	Ι
BD38	RSVD		IO
BD39	VSS	GND	Ι
BD4	FBD0NBIBP[10]	Differential	Ι
BD40	QPI0_DRX_DN[5]	SCID Diff.	Ι
BD41	QPI0_DRX_DP[4]	SCID Diff.	Ι
BD42	VIOC	POWER	Ι
BD43	QPI1_DTX_DP[15]	SCID Diff.	0
BD44	VSS	GND	Ι
BD45	QPI1_DTX_DN[14]	SCID Diff.	0
BD5	FBD0NBIAN[9]	Differential	Ι
BD6	FBD0NBIAP[10]	Differential	Ι
BD7	VSS	GND	Ι
BD8	FBD0NBIAP[0]	Differential	Ι
BD9	RSVD		IO
BE1	VSS	GND	I



Table 4-	2.	Pin List, So Number (S	rted by land heet 17 of 3	
	(			

Land #	Socket (EMTS)	Format	ΙΟ
BE10	VCC33	POWER	I
BE11	VCC33	POWER	Ι
BE12	VCC33	POWER	Ι
BE13	VSS	GND	Ι
BE14	VSS	GND	Ι
BE15	VCACHE	POWER	Ι
BE16	VSS	GND	Ι
BE17	VCACHE	POWER	Ι
BE18	VCACHE	POWER	Ι
BE19	VSS	GND	Ι
BE2	FBD0NBIBP[9]	Differential	Ι
BE20	VCACHE	POWER	Ι
BE21	VCACHE	POWER	Ι
BE22	VSS	GND	I
BE23	VCACHE	POWER	Ι
BE24	VCACHE	POWER	I
BE25	VSS	GND	I
BE26	VCACHE	POWER	Ι
BE27	VCACHE	POWER	Ι
BE28	VSS	GND	Ι
BE29	VCACHE	POWER	Ι
BE3	FBD0NBIBN[8]	Differential	Ι
BE30	VCACHE	POWER	Ι
BE31	VSS	GND	Ι
BE32	QPI0_DRX_DP[17]	SCID Diff.	Ι
BE33	QPI0_DRX_DN[18]	SCID Diff.	Ι
BE34	QPI0_DRX_DP[18]	SCID Diff.	Ι
BE35	QPI0_DRX_DN[10]	SCID Diff.	Ι
BE36	VSS	GND	Ι
BE37	QPI0_DRX_DP[9]	SCID Diff.	Ι
BE38	QPI0_DRX_DP[8]	SCID Diff.	Ι
BE39	QPI0_DRX_DN[8]	SCID Diff.	Ι
BE4	FBD0NBIBP[8]	Differential	Ι
BE40	QPI0_DRX_DP[5]	SCID Diff.	Ι
BE41	VSS	GND	Ι
BE42	VIOC	POWER	I
BE43	QPI1_DTX_DP[16]	SCID Diff.	0
BE44	QPI1_DTX_DN[16]	SCID Diff.	0
BE45	QPI1_DTX_DP[14]	SCID Diff.	0
BE46	VSS	GND	Ι
BE5	FBD0NBIAP[9]	Differential	I

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 18 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
BE6	FBD0NBIAN[8]	Differential	I
BE7	FBD0NBIAP[8]	Differential	I
BE8	FBD0NBIAN[0]	Differential	I
BE9	VSS	GND	I
BF1	FBD0NBIBN[7]	Differential	I
BF10	LT-SX (Test-Lo)	GTL	Ι
BF11	VSS	GND	I
BF12	RSVD		IO
BF13	VSS	GND	Ι
BF14	PSI_CACHE_N	CMOS	0
BF15	VCACHE	POWER	Ι
BF16	VSS	GND	Ι
BF17	VCACHE	POWER	Ι
BF18	VCACHE	POWER	Ι
BF19	VSS	GND	Ι
BF2	FBD0NBIBP[7]	Differential	Ι
BF20	VCACHE	POWER	Ι
BF27	VCACHE	POWER	Ι
BF28	VSS	GND	Ι
BF29	VCACHE	POWER	Ι
BF3	RSVD		IO
BF30	VCACHE	POWER	Ι
BF31	VSS	GND	Ι
BF32	QPI0_DRX_DN[17]	SCID Diff.	Ι
BF33	QPI0_DRX_DP[16]	SCID Diff.	Ι
BF34	VSS	GND	Ι
BF35	QPI0_DRX_DP[10]	SCID Diff.	Ι
BF36	QPI0_CLKRX_DP	SCID Diff.	Ι
BF37	QPI0_CLKRX_DN	SCID Diff.	Ι
BF38	VSS	GND	Ι
BF39	QPI0_DRX_DP[7]	SCID Diff.	Ι
BF4	FBD0NBIBP[0]	Differential	Ι
BF40	QPI0_DRX_DN[7]	SCID Diff.	Ι
BF41	VIOC	POWER	Ι
BF42	VSS	GND	Ι
BF43	QPI0_DTX_DN[1]	SCID Diff.	0
BF44	QPI0_DTX_DN[2]	SCID Diff.	0
BF45	QPI0_DTX_DP[2]	SCID Diff.	0
BF46	QPI0_DTX_DN[3]	SCID Diff.	0
BF5	VSS	GND	Ι
BF6	FBD0NBIAN[7]	Differential	Ι



### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 19 of 39)

Land #	Socket (EMTS)	Format	10
BF7	VSS	GND	Ι
BF8	FBD0NBIAN[1]	Differential	I
BF9	FBD0NBIAP[1]	Differential	Ι
BG1	FBD0NBIBN[6]	Differential	I
BG10	SPDCLK	CMOS	I/OD
BG11	SKTDIS_N	GTL	Ι
BG12	VSS	GND	I
BG13	THERMALERT_N	CMOS	OD
BG14	VSS	GND	Ι
BG15	VCACHE	POWER	I
BG16	VSS	GND	I
BG17	VCACHE	POWER	I
BG18	VCACHE	POWER	I
BG19	VSS	GND	I
BG2	RSVD		IO
BG20	VCACHE	POWER	I
BG27	VCACHE	POWER	I
BG28	VSS	GND	I
BG29	VCACHE	POWER	I
BG3	VSS	GND	I
BG30	VCACHE	POWER	Ι
BG31	VSS	GND	Ι
BG32	RSVD		IO
BG33	QPI0_DRX_DN[16]	SCID Diff.	Ι
BG34	QPI0_DRX_DP[11]	SCID Diff.	Ι
BG35	QPI0_DRX_DN[11]	SCID Diff.	Ι
BG36	VIOC	POWER	I
BG37	VIOC	POWER	Ι
BG38	VIOC	POWER	Ι
BG39	VIOC	POWER	I
BG4	FBD0NBIBN[0]	Differential	Ι
BG40	VSS	GND	Ι
BG41	VIOC	POWER	Ι
BG42	QPI0_DTX_DN[0]	SCID Diff.	0
BG43	QPI0_DTX_DP[1]	SCID Diff.	0
BG44	VSS	GND	Ι
BG45	RSVD		IO
BG46	QPI0_DTX_DP[3]	SCID Diff.	0
BG5	FBD0NBIAN[6]	Differential	Ι
BG6	FBD0NBIAP[7]	Differential	Ι
BG7	VSS	GND	Ι

### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 20 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
BG8	FBD0NBIAP[2]	Differential	Ι
BG9	SPDDAT	CMOS	I/OD
BH1	FBD0NBIBP[6]	Differential	Ι
BH10	BOOTMODE[0]	GTL	Ι
BH11	BOOTMODE[1]	GTL	I
BH12	SMBDAT	CMOS	I/OD
BH13	VSS	GND	Ι
BH14	SKTID[2]	CMOS	Ι
BH15	RSVD		IO
BH16	RSVD		IO
BH17	VCACHE	POWER	Ι
BH18	VCACHE	POWER	Ι
BH19	VSS	GND	Ι
BH2	FBD0NBIBN[12]	Differential	Ι
BH20	VCACHE	POWER	Ι
BH27	VCACHE	POWER	Ι
BH28	VSS	GND	I
BH29	VCACHE	POWER	Ι
BH3	FBD0NBICLKBN0	Differential	I
BH30	VCACHE	POWER	I
BH31	VSS	GND	Ι
BH32	QPI0_DRX_DP[15]	SCID Diff.	Ι
BH33	QPI0_DRX_DN[15]	SCID Diff.	Ι
BH34	VIOC	POWER	I
BH35	VIOC	POWER	Ι
BH36	VSS	GND	Ι
BH37	QPI0_DTX_DP[18]	SCID Diff.	0
BH38	VIO_VID[1]	CMOS	0
BH39	QPI0_DTX_DN[19]	SCID Diff.	0
BH4	FBD0NBICLKBP0	Differential	Ι
BH40	QPI0_DTX_DP[19]	SCID Diff.	0
BH41	VIOC	POWER	Ι
BH42	QPI0_DTX_DP[0]	SCID Diff.	0
BH43	QPI0_DTX_DN[4]	SCID Diff.	0
BH44	QPI0_DTX_DP[4]	SCID Diff.	0
BH45	QPI0_DTX_DN[5]	SCID Diff.	0
BH46	VSS	GND	Ι
BH5	FBD0NBIAP[6]	Differential	Ι
BH6	FBD0NBIAN[12]	Differential	Ι
BH7	FBD0NBIAP[12]	Differential	Ι
BH8	FBD0NBIAN[2]	Differential	Ι



Table 4-2.	Pin List, Sorted by land
	Number (Sheet 21 of 39)

Land #	Socket (EMTS)	Format	IO
BH9	VSS	GND	Ι
BJ1	VSS	GND	Ι
BJ10	RUNBIST	GTL	Ι
BJ11	VSS	GND	Ι
BJ12	SMBCLK	CMOS	I/OD
BJ13	SKTOCC_N		0
BJ14	SKTID[1]	CMOS	Ι
BJ15	FLASHROM_CFG[2]	GTL	Ι
BJ16	CVID[3]	CMOS	0
BJ17	VSS	GND	Ι
BJ18	VCACHE	POWER	Ι
BJ19	VSS	GND	Ι
BJ2	FBD0NBIBP[12]	Differential	Ι
BJ20	VCACHE	POWER	Ι
BJ21	VCACHE	POWER	Ι
BJ22	VSS	GND	Ι
BJ23	VCACHE	POWER	Ι
BJ24	VCACHE	POWER	Ι
BJ25	VSS	GND	Ι
BJ26	VCACHE	POWER	Ι
BJ27	VCACHE	POWER	Ι
BJ28	VSS	GND	Ι
BJ29	VCACHE	POWER	Ι
BJ3	VSS	GND	Ι
BJ30	VCACHE	POWER	Ι
BJ31	VSS	GND	Ι
BJ32	VSS	GND	Ι
BJ33	QPI0_DRX_DN[12]	SCID Diff.	Ι
BJ34	VSS	GND	Ι
BJ35	QPI0_DTX_DP[17]	SCID Diff.	0
BJ36	QPI0_DTX_DN[17]	SCID Diff.	0
BJ37	QPI0_DTX_DN[18]	SCID Diff.	0
BJ38	VSS	GND	Ι
BJ39	QPI0_DTX_DP[12]	SCID Diff.	0
BJ4	FBD0NBIBN[5]	Differential	Ι
BJ40	QPI0_DTX_DP[10]	SCID Diff.	0
BJ41	QPI0_DTX_DN[10]	SCID Diff.	0
BJ42	VSS	GND	Ι
BJ43	QPI0_DTX_DN[6]	SCID Diff.	0
BJ44	VSS	GND	Ι
BJ45	QPI0_DTX_DP[5]	SCID Diff.	0

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 22 of 39)

Land #	Socket (EMTS)	Format	10
BJ46	VSS	GND	Ι
BJ5	VSS	GND	Ι
BJ6	FBD0NBIBP[1]	Differential	Ι
BJ7	VSS	GND	Ι
BJ8	FBD0NBICLKAN0	Differential	Ι
BJ9	FBD0NBICLKAP0	Differential	Ι
BK1	VSS	GND	Ι
BK10	FBD0NBIAP[5]	Differential	Ι
BK11	FLASHROM_WP_N	GTL	OD
BK12	SM_WP	CMOS	Ι
BK13	FLASHROM_CS_N[0]	GTL	OD
BK14	SKTID[0]	CMOS	Ι
BK15	VSS	GND	Ι
BK16	CVID[2]	CMOS	0
BK17	VSSCACHESENSE	POWER	IO
BK18	VCACHESENSE	POWER	IO
BK19	VSS	GND	I
BK2	FBD0NBIBN[13]	Differential	I
BK20	VCACHE	POWER	I
BK21	VCACHE	POWER	Ι
BK22	VSS	GND	Ι
BK23	VCACHE	POWER	Ι
BK24	VCACHE	POWER	Ι
BK25	VSS	GND	Ι
BK26	VCACHE	POWER	Ι
BK27	VCACHE	POWER	Ι
BK28	VSS	GND	Ι
BK29	VCACHE	POWER	Ι
BK3	FBD0NBIBP[13]	Differential	Ι
BK30	VCACHE	POWER	Ι
BK31	VSS	GND	Ι
BK32	QPI0_DRX_DP[14]	SCID Diff.	I
BK33	QPI0_DRX_DP[12]	SCID Diff.	Ι
BK34	VIOC	POWER	Ι
BK35	QPI0_DTX_DP[16]	SCID Diff.	0
BK36	QPI0_DTX_DP[14]	SCID Diff.	0
BK37	QPI0_DTX_DN[14]	SCID Diff.	0
BK38	VIO_VID[2]	CMOS	0
BK39	QPI0_DTX_DN[12]	SCID Diff.	0
BK4	FBD0NBIBP[5]	Differential	Ι
BK40	VSS	GND	Ι



### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 23 of 39)

Land #	Socket (EMTS)	Format	10
BK41	QPI0_DTX_DP[8]	SCID Diff.	0
BK42	QPI0_DTX_DN[8]	SCID Diff.	0
BK43	QPI0_DTX_DP[6]	SCID Diff.	0
BK44	QPI0_DTX_DP[7]	SCID Diff.	0
BK45	QPI0_DTX_DN[7]	SCID Diff.	0
BK46	VSS	GND	Ι
BK5	FBD0NBIBN[4]	Differential	I
BK6	FBD0NBIBN[1]	Differential	I
BK7	VSS	GND	Ι
BK8	FBD0NBIAN[13]	Differential	Ι
BK9	FBD0NBIAN[5]	Differential	Ι
BL1	VSS	GND	I
BL10	FBD0NBIAN[3]	Differential	Ι
BL11	FLASHROM_CLK	GTL	OD
BL12	FLASHROM_DATI	GTL	I
BL13	VSS	GND	I
BL14	FLASHROM_CS_N[2]	GTL	OD
BL15	FLASHROM_CFG[0]	GTL	Ι
BL16	CVID[1]	CMOS	0
BL17	CVID[5]	CMOS	0
BL18	CVID[7]	CMOS	0
BL19	VSS	GND	Ι
BL2	VSS	GND	I
BL20	VCACHE	POWER	I
BL21	VCACHE	POWER	I
BL22	VSS	GND	I
BL23	VCACHE	POWER	I
BL24	VCACHE	POWER	I
BL25	VSS	GND	I
BL26	VCACHE	POWER	Ι
BL27	VCACHE	POWER	I
BL28	VSS	GND	Ι
BL29	VCACHE	POWER	Ι
BL3	VSS	GND	I
BL30	VCACHE	POWER	I
BL31	VSS	GND	I
BL32	QPI0_DRX_DN[14]	SCID Diff.	I
BL33	VSS	GND	I
BL34	VIOC	POWER	I
BL35	QPI0_DTX_DN[16]	SCID Diff.	0
BL36	VSS	GND	I

### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 24 of 39)

Land #	Socket (EMTS)	Format	10
BL37	QPI0_DTX_DN[13]	SCID Diff.	0
BL38	VSS	GND	Ι
BL39	QPI0_DTX_DP[11]	SCID Diff.	0
BL4	VSS	GND	Ι
BL40	QPI0_DTX_DN[11]	SCID Diff.	0
BL41	QPI0_CLKTX_DN	SCID Diff.	0
BL42	QPI0_DTX_DP[9]	SCID Diff.	0
BL43	QPI0_DTX_DN[9]	SCID Diff.	0
BL44	VSS	GND	Ι
BL45	VSS	GND	I
BL46	VSS	GND	I
BL5	FBD0NBIBP[4]	Differential	Ι
BL6	FBD0NBIBN[2]	Differential	I
BL7	FBD0NBIBP[2]	Differential	I
BL8	FBD0NBIAP[13]	Differential	Ι
BL9	VSS	GND	Ι
BM1	TEST[3]	GND	IO
BM10	FBD0NBIAP[3]	Differential	Ι
BM11	VSS	GND	Ι
BM12	FLASHROM_DATO	GTL	OD
BM13	FLASHROM_CS_N[1]	GTL	OD
BM14	FLASHROM_CS_N[3]	GTL	OD
BM15	FLASHROM_CFG[1]	GTL	Ι
BM16	VSS	GND	Ι
BM17	CVID[4]	CMOS	0
BM18	CVID[6]	CMOS	0
BM19	VSS	GND	Ι
BM2	VSS	GND	Ι
BM20	VCACHE	POWER	Ι
BM21	VCACHE	POWER	Ι
BM26	VCACHE	POWER	Ι
BM27	VCACHE	POWER	Ι
BM28	VSS	GND	Ι
BM29	VCACHE	POWER	Ι
BM3	VSS	GND	Ι
BM30	VCACHE	POWER	Ι
BM31	VSS	GND	Ι
BM32	QPI0_DRX_DP[13]	SCID Diff.	Ι
BM33	QPI0_DRX_DN[13]	SCID Diff.	Ι
BM34	VSS	GND	Ι
BM35	QPI0_DTX_DP[15]	SCID Diff.	0



Table 4-2.	Pin List, Sorted by land	
	Number (Sheet 25 of 39)	

Land #	Socket (EMTS)	Format	IO
BM36	QPI0_DTX_DN[15]	SCID Diff.	0
BM37	QPI0_DTX_DP[13]	SCID Diff.	0
BM38	VIO_VID[3]	CMOS	0
BM39	VIO_VID[4]	CMOS	0
BM4	VSS	GND	Ι
BM40	VSS	GND	Ι
BM41	QPI0_CLKTX_DP	SCID Diff.	0
BM42	VSS	GND	Ι
BM43	VSS	GND	Ι
BM44	VSS	GND	Ι
BM45	VSS	GND	Ι
BM46	TEST[2]	GND	Ι
BM5	FBD0NBIBN[3]	Differential	Ι
BM6	FBD0NBIBP[3]	Differential	I
BM7	VSS	GND	Ι
BM8	FBD0NBIAN[4]	Differential	Ι
BM9	FBD0NBIAP[4]	Differential	Ι
C1	VSS	GND	Ι
C10	VCCCORE	POWER	Ι
C11	VSS	GND	Ι
C12	VCCCORE	POWER	Ι
C13	VCCCORE	POWER	Ι
C14	VSS	GND	Ι
C15	VCCCORE	POWER	Ι
C16	VCCCORE	POWER	Ι
C17	VSS	GND	Ι
C18	VCCCORE	POWER	Ι
C19	VCCCORE	POWER	Ι
C2	VSS	GND	Ι
C20	VSS	GND	Ι
C21	VCCCORE	POWER	Ι
C22	VCCCORE	POWER	Ι
C23	VSS	GND	Ι
C24	VSS	GND	Ι
C25	VCCCORE	POWER	Ι
C26	VCCCORE	POWER	Ι
C27	VSS	GND	Ι
C28	VCCCORE	POWER	Ι
C29	VCCCORE	POWER	Ι
C3	PRDY_N	CMOS	0
C30	VSS	GND	Ι

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 26 of 39)

Land #	Socket (EMTS)	Format	10
C31	VCCCORE	POWER	Ι
C32	VCCCORE	POWER	Ι
C33	VSS	GND	Ι
C34	VCCCORE	POWER	Ι
C35	VCCCORE	POWER	Ι
C36	VSS	GND	Ι
C37	VCCCORE	POWER	Ι
C38	VCCCORE	POWER	Ι
C39	QPI3_DTX_DN[16]	SCID Diff.	0
C4	FORCE_PR_N	GTL	Ι
C40	QPI3_DTX_DP[16]	SCID Diff.	0
C41	VSS	GND	Ι
C42	QPI3_DTX_DP[13]	SCID Diff.	0
C43	VSS	GND	Ι
C44	QPI3_DTX_DP[10]	SCID Diff.	0
C45	QPI3_DTX_DN[10]	SCID Diff.	0
C46	RSVD		IO
C5	VSS	GND	Ι
C6	VID[5]	CMOS	IO
C7	VID[4]	CMOS	IO
C8	VSS	GND	Ι
C9	VCCCORE	POWER	Ι
D1	VSS	GND	Ι
D10	VCCCORE	POWER	Ι
D11	VSS	GND	Ι
D12	VCCCORE	POWER	Ι
D13	VCCCORE	POWER	Ι
D14	VSS	GND	Ι
D15	VCCCORE	POWER	Ι
D16	VCCCORE	POWER	Ι
D17	VSS	GND	Ι
D18	VCCCORE	POWER	Ι
D19	VCCCORE	POWER	Ι
D2	PROCHOT_N	GTL	OD
D20	VSS	GND	Ι
D21	VCCCORE	POWER	Ι
D22	VCCCORE	POWER	Ι
D23	VSS	GND	Ι
D24	VSS	GND	Ι
D25	VCCCORE	POWER	Ι
D26	VCCCORE	POWER	Ι



### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 27 of 39)

Land #	Socket (EMTS)	Format	10
D27	VSS	GND	Ι
D28	VCCCORE	POWER	Ι
D29	VCCCORE	POWER	Ι
D3	PREQ_N	CMOS	Ι
D30	VSS	GND	Ι
D31	VCCCORE	POWER	Ι
D32	VCCCORE	POWER	Ι
D33	VSS	GND	Ι
D34	VCCCORE	POWER	Ι
D35	VCCCORE	POWER	Ι
D36	VSS	GND	Ι
D37	VCCCORE	POWER	Ι
D38	VCCCORE	POWER	Ι
D39	VSS	GND	Ι
D4	RSVD		IO
D40	QPI3_DTX_DP[19]	SCID Diff.	0
D41	QPI3_DTX_DP[15]	SCID Diff.	0
D42	QPI3_DTX_DN[15]	SCID Diff.	0
D43	PECI	CMOS	IO
D44	QPI3_CLKTX_DP	SCID Diff.	0
D45	VSS	GND	Ι
D46	VSS	GND	Ι
D5	NMI	GTL	Ι
D6	VID[3]	CMOS	IO
D7	VID[2]	CMOS	IO
D8	VSS	GND	Ι
D9	VCCCORE	POWER	Ι
E1	MBP[6]_N	GTL	IO
E10	VCCCORE	POWER	Ι
E11	VSS	GND	Ι
E12	VCCCORE	POWER	Ι
E13	VCCCORE	POWER	Ι
E14	VSS	GND	Ι
E15	VCCCORE	POWER	Ι
E16	VCCCORE	POWER	Ι
E17	VSS	GND	Ι
E18	VCCCORE	POWER	Ι
E19	VCCCORE	POWER	Ι
E2	MBP[3]_N	GTL	IO
E20	VSS	GND	I
E27	VSS	GND	Ι

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 28 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
E28	VCCCORE	POWER	Ι
E29	VCCCORE	POWER	I
E3	MBP[5]_N	GTL	IO
E30	VSS	GND	Ι
E31	VCCCORE	POWER	Ι
E32	VCCCORE	POWER	Ι
E33	VSS	GND	Ι
E34	VCCCORE	POWER	Ι
E35	VCCCORE	POWER	Ι
E36	VSS	GND	Ι
E37	VCCCORE	POWER	Ι
E38	VCCCORE	POWER	Ι
E39	QPI3_DTX_DN[18]	SCID Diff.	0
E4	MBP[7]_N	GTL	IO
E40	QPI3_DTX_DN[19]	SCID Diff.	0
E41	VSS	GND	Ι
E42	QPI3_DTX_DP[12]	SCID Diff.	0
E43	VSS	GND	Ι
E44	QPI3_CLKTX_DN	SCID Diff.	0
E45	QPI3_DTX_DN[9]	SCID Diff.	0
E46	QPI3_DTX_DP[9]	SCID Diff.	0
E5	VSS	GND	Ι
E6	VID[1]	CMOS	IO
E7	VID[0]	CMOS	IO
E8	VSS	GND	Ι
E9	VCCCORE	POWER	Ι
F1	MBP[2]_N	GTL	IO
F10	VCCCORE	POWER	Ι
F11	VSS	GND	Ι
F12	VCCCORE	POWER	Ι
F13	VCCCORE	POWER	Ι
F14	VSS	GND	Ι
F15	VCCCORE	POWER	Ι
F16	VCCCORE	POWER	Ι
F17	VSS	GND	Ι
F18	VCCCORE	POWER	Ι
F19	VCCCORE	POWER	Ι
F2	MBP[1]_N	GTL	IO
F20	VSS	GND	Ι
F27	VSS	GND	Ι
F28	VCCCORE	POWER	Ι



Table 4-2.	Pin List, Sorted by land	
	Number (Sheet 29 of 39)	

Land #	Socket (EMTS)	Format	ΙΟ
F29	VCCCORE	POWER	Ι
F3	VSS	GND	Ι
F30	VSS	GND	Ι
F31	VCCCORE	POWER	Ι
F32	VCCCORE	POWER	Ι
F33	VSS	GND	Ι
F34	VCCCORE	POWER	Ι
F35	VCCCORE	POWER	Ι
F36	VSS	GND	Ι
F37	VCCCORE	POWER	Ι
F38	VCCCORE	POWER	Ι
F39	QPI3_DTX_DP[18]	SCID Diff.	0
F4	MBP[4]_N	GTL	IO
F40	QPI3_DTX_DP[17]	SCID Diff.	0
F41	QPI3_DTX_DN[17]	SCID Diff.	0
F42	QPI3_DTX_DN[12]	SCID Diff.	0
F43	QPI3_DTX_DN[4]	SCID Diff.	0
F44	QPI3_DTX_DP[4]	SCID Diff.	0
F45	VSS	GND	Ι
F46	QPI3_DTX_DP[8]	SCID Diff.	0
F5	THERMTRIP_N	GTL-OD	0
F6	VSSCORESENSE	POWER	IO
F7	VCORESENSE	POWER	IO
F8	VSS	GND	Ι
F9	VCCCORE	POWER	Ι
G1	VSS	GND	Ι
G10	VCCCORE	POWER	Ι
G11	VSS	GND	Ι
G12	VCCCORE	POWER	Ι
G13	VCCCORE	POWER	Ι
G14	VSS	GND	Ι
G15	VCCCORE	POWER	Ι
G16	VCCCORE	POWER	Ι
G17	VSS	GND	Ι
G18	VCCCORE	POWER	Ι
G19	VCCCORE	POWER	Ι
G2	MBP[0]_N	GTL	IO
G20	VSS	GND	Ι
G27	VSS	GND	Ι
G28	VCCCORE	POWER	Ι
G29	VCCCORE	POWER	Ι

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 30 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
G3	ERROR0_N	GTL OD	IO
G30	VSS	GND	Ι
G31	VCCCORE	POWER	Ι
G32	VCCCORE	POWER	Ι
G33	VSS	GND	Ι
G34	VCCCORE	POWER	Ι
G35	VCCCORE	POWER	Ι
G36	VSS	GND	Ι
G37	VCCCORE	POWER	Ι
G38	VCCCORE	POWER	Ι
G39	VSS	GND	Ι
G4	ERROR1_N	GTL-OD	IO
G40	VSS	GND	Ι
G41	PWRGOOD	CMOS	Ι
G42	VSS	GND	Ι
G43	QPI3_DTX_DN[2]	SCID Diff.	0
G44	QPI3_DTX_DN[7]	SCID Diff.	0
G45	QPI3_DTX_DP[7]	SCID Diff.	0
G46	QPI3_DTX_DN[8]	SCID Diff.	0
G5	VSS	GND	I
G6	RSVD		IO
G7	PSI_N	CMOS	0
G8	VSS	GND	Ι
G9	VCCCORE	POWER	Ι
H1	FBD1SBODP[5]	Differential	0
H10	VCCCORE	POWER	Ι
H11	VSS	GND	Ι
H12	VCCCORE	POWER	Ι
H13	VCCCORE	POWER	Ι
H14	VSS	GND	Ι
H15	VCCCORE	POWER	Ι
H16	VCCCORE	POWER	Ι
H17	VSS	GND	Ι
H18	VCCCORE	POWER	Ι
H19	VCCCORE	POWER	Ι
H2	FBD1SBODN[5]	Differential	0
H20	VSS	GND	Ι
H21	VCCCORE	POWER	I
H22	VCCCORE	POWER	I
H23	VSS	GND	Ι
H24	VSS	GND	Ι



### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 31 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
H25	VCCCORE	POWER	I
H26	VCCCORE	POWER	Ι
H27	VSS	GND	Ι
H28	VCCCORE	POWER	I
H29	VCCCORE	POWER	I
H3	FBD1SBODN[9]	Differential	0
H30	VSS	GND	I
H31	VCCCORE	POWER	Ι
H32	VCCCORE	POWER	Ι
H33	VSS	GND	I
H34	VCCCORE	POWER	Ι
H35	VCCCORE	POWER	Ι
H36	VSS	GND	Ι
H37	VCCCORE	POWER	I
H38	VCCCORE	POWER	Ι
H39	VSS	GND	I
H4	VSS	GND	Ι
H40	VSS	GND	I
H41	VIOPWRGOOD	CMOS	Ι
H42	QPI3_DTX_DN[1]	SCID Diff.	0
H43	QPI3_DTX_DP[2]	SCID Diff.	0
H44	VSS	GND	Ι
H45	QPI3_DTX_DP[6]	SCID Diff.	0
H46	VSS	GND	Ι
H5	FBD1SBOCN[9]	Differential	0
H6	FBD1SBOCP[5]	Differential	0
H7	FBD1SBOCN[5]	Differential	0
H8	VSS	GND	Ι
H9	RSVD		IO
J1	FBD1SBOCLKDP0	Differential	0
J10	VCCCORE	POWER	Ι
J11	VSS	GND	I
J12	VCCCORE	POWER	I
J13	VCCCORE	POWER	Ι
J14	VSS	GND	Ι
J15	VCCCORE	POWER	Ι
J16	VCCCORE	POWER	I
J17	VSS	GND	I
J18	VCCCORE	POWER	I
J19	VCCCORE	POWER	I
J2	VSS	GND	Ι

### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 32 of 39)

Land #	Socket (EMTS)	Format	ю
J20	VSS	GND	Ι
J21	VCCCORE	POWER	Ι
J22	VCCCORE	POWER	Ι
J23	VSS	GND	Ι
J24	VSS	GND	Ι
J25	VCCCORE	POWER	Ι
J26	VCCCORE	POWER	Ι
J27	VSS	GND	I
J28	VCCCORE	POWER	I
J29	VCCCORE	POWER	Ι
J3	FBD1SBODP[9]	Differential	0
J30	VSS	GND	Ι
J31	VCCCORE	POWER	Ι
J32	VCCCORE	POWER	I
J33	VSS	GND	Ι
J34	VCCCORE	POWER	I
J35	VCCCORE	POWER	I
J36	VSS	GND	I
J37	VCCCORE	POWER	I
J38	VCCCORE	POWER	I
J39	VSS	GND	I
J4	FBD1SBODN[6]	Differential	0
J40	QPI3_DTX_DN[0]	SCID Diff.	0
J41	QPI3_DTX_DP[0]	SCID Diff.	0
J42	QPI3_DTX_DP[1]	SCID Diff.	0
J43	QPI3_DTX_DN[3]	SCID Diff.	0
J44	QPI3_DTX_DP[3]	SCID Diff.	0
J45	QPI3_DTX_DN[6]	SCID Diff.	0
J46	QPI3_DTX_DP[5]	SCID Diff.	0
J5	FBD1SBOCP[9]	Differential	0
J6	FBD1SBOCLKCP0	Differential	0
J7	VSS	GND	Ι
J8	FBD1SBOCN[6]	Differential	0
J9	RSVD		IO
К1	FBD1SBOCLKDN0	Differential	0
K10	TCLK	GTL	Ι
K11	VSS	GND	I
K12	VCCCORE	POWER	I
K13	VCCCORE	POWER	I
K14	VSS	GND	I
K15	VCCCORE	POWER	Ι



Table 4-2.	Pin List, Sorted by land
	Number (Sheet 33 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
K16	VCCCORE	POWER	Ι
K17	VSS	GND	Ι
K18	VCCCORE	POWER	Ι
K19	VCCCORE	POWER	Ι
K2	FBD1SBODN[4]	Differential	0
K20	VSS	GND	Ι
K21	VCCCORE	POWER	Ι
K22	VCCCORE	POWER	Ι
K23	VSS	GND	Ι
K24	VSS	GND	I
K25	VCCCORE	POWER	I
K26	VCCCORE	POWER	Ι
K27	VSS	GND	Ι
K28	VCCCORE	POWER	I
K29	VCCCORE	POWER	I
К3	FBD1SBODP[4]	Differential	0
K30	VSS	GND	I
K31	VCCCORE	POWER	I
K32	VCCCORE	POWER	Ι
K33	VSS	GND	Ι
K34	VCCCORE	POWER	Ι
K35	VCCCORE	POWER	Ι
K36	VSS	GND	Ι
K37	VCCCORE	POWER	Ι
K38	VCCCORE	POWER	Ι
K39	VSS	GND	Ι
K4	FBD1SBODP[6]	Differential	0
K40	VSS	GND	Ι
K41	VSS	GND	Ι
K42	VSS	GND	Ι
K43	VSS	GND	Ι
K44	VSS	GND	Ι
K45	VSS	GND	Ι
K46	QPI3_DTX_DN[5]	SCID Diff.	0
К5	VSS	GND	I
К6	FBD1SBOCLKCN0	Differential	0
K7	VSS	GND	Ι
К8	FBD1SBOCP[6]	Differential	0
К9	VSS	GND	Ι
L1	FBD1SBODN[3]	Differential	0
L10	TDO	GTL OD	0

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 34 of 39)

Land #	Socket (EMTS)	Format	IO
L11	VSS	GND	I
L2	FBD1SBODP[3]	Differential	0
L3	VSS	GND	Ι
L36	VSS	GND	Ι
L37	VSS	GND	Ι
L38	QPI3_DRX_DP[16]	SCID Diff.	Ι
L39	QPI3_DRX_DP[15]	SCID Diff.	Ι
L4	VSS	GND	Ι
L40	QPI3_DRX_DN[15]	SCID Diff.	Ι
L41	QPI3_DRX_DP[13]	SCID Diff.	Ι
L42	QPI3_DRX_DP[12]	SCID Diff.	Ι
L43	QPI3_DRX_DN[12]	SCID Diff.	Ι
L44	QPI3_DRX_DN[11]	SCID Diff.	Ι
L45	VSS	GND	Ι
L46	VSS	GND	Ι
L5	FBD1SBOCN[3]	Differential	0
L6	VSS	GND	I
L7	FBD1SBOCP[4]	Differential	0
L8	FBD1SBOCN[4]	Differential	0
L9	TDI	GTL	Ι
M1	VSS	GND	I
M10	TRST_N	GTL	I
M11	VSS	GND	Ι
M2	VSS	GND	Ι
M3	FBD1SBODP[7]	Differential	0
M36	VIOC	POWER	Ι
M37	VSS	GND	Ι
M38	QPI3_DRX_DN[16]	SCID Diff.	Ι
M39	RSVD		IO
M4	FBD1SBODN[7]	Differential	0
M40	QPI3_DRX_DP[14]	SCID Diff.	Ι
M41	QPI3_DRX_DN[13]	SCID Diff.	Ι
M42	VSS	GND	Ι
M43	QPI3_DRX_DP[10]	SCID Diff.	Ι
M44	QPI3_DRX_DP[11]	SCID Diff.	Ι
M45	QPI3_CLKRX_DP	SCID Diff.	Ι
M46	VSS	GND	Ι
M5	FBD1SBOCP[3]	Differential	0
M6	FBD1SBOCN[2]	Differential	0
M7	FBD1SBOCP[2]	Differential	0
M8	VSS	GND	I



### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 35 of 39)

Land #	Socket (EMTS)	Format	10
M9	TMS	GTL	Ι
N1	FBD1SBODN[1]	Differential	0
N10	VSS	GND	Ι
N11	VSS	GND	Ι
N2	FBD1SBODP[2]	Differential	0
N3	FBD1SBODN[2]	Differential	0
N36	VSS	GND	Ι
N37	QPI3_DRX_DP[17]	SCID Diff.	Ι
N38	QPI3_DRX_DN[17]	SCID Diff.	Ι
N39	VSS	GND	Ι
N4	FBD1SBODP[8]	Differential	0
N40	QPI3_DRX_DN[14]	SCID Diff.	Ι
N41	QPI3_DRX_DN[1]	SCID Diff.	Ι
N42	QPI3_DRX_DP[1]	SCID Diff.	Ι
N43	QPI3_DRX_DN[10]	SCID Diff.	Ι
N44	VSS	GND	Ι
N45	QPI3_CLKRX_DN	SCID Diff.	Ι
N46	QPI3_DRX_DP[9]	SCID Diff.	Ι
N5	VSS	GND	Ι
N6	FBD1SBOCN[1]	Differential	0
N7	FBD1SBOCP[7]	Differential	0
N8	FBD1SBOCN[7]	Differential	0
N9	VSS	GND	Ι
P1	FBD1SBODP[1]	Differential	0
P10	VIOF	POWER	Ι
P11	VIOF	POWER	Ι
P2	FBD1SBODN[0]	Differential	0
Р3	VSS	GND	Ι
P36	VIOC	POWER	Ι
P37	RSVD		IO
P38	RSVD		IO
P39	QPI3_DRX_DP[18]	SCID Diff.	Ι
P4	FBD1SBODN[8]	Differential	0
P40	QPI3_DRX_DN[18]	SCID Diff.	Ι
P41	QPI3_DRX_DN[0]	SCID Diff.	Ι
P42	VSS	GND	Ι
P43	VSS	GND	Ι
P44	QPI3_DRX_DN[8]	SCID Diff.	Ι
P45	QPI3_DRX_DP[8]	SCID Diff.	Ι
P46	QPI3_DRX_DN[9]	SCID Diff.	Ι
Р5	FBD1SBOCN[0]	Differential	0

### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 36 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
P6	FBD1SBOCP[1]	Differential	0
P7	VSS	GND	Ι
P8	FBD1SBOCP[10]	Differential	0
P9	RSVD		IO
R1	VSS	GND	I
R10	VIOF	POWER	Ι
R11	VIOF	POWER	I
R2	FBD1SBODP[0]	Differential	0
R3	FBD1SBODP[10]	Differential	0
R36	VSS	GND	I
R37	VSS	GND	I
R38	QPI3_DRX_DP[19]	SCID Diff.	I
R39	QPI3_DRX_DN[19]	SCID Diff.	I
R4	FBD1SBODN[10]	Differential	0
R40	VSS	GND	I
R41	QPI3_DRX_DP[0]	SCID Diff.	I
R42	QPI3_DRX_DP[2]	SCID Diff.	I
R43	QPI3_DRX_DN[5]	SCID Diff.	I
R44	QPI3_DRX_DP[5]	SCID Diff.	I
R45	QPI3_DRX_DP[7]	SCID Diff.	I
R46	VSS	GND	I
R5	FBD1SBOCP[0]	Differential	0
R6	FBD1SBOCP[8]	Differential	0
R7	FBD1SBOCN[8]	Differential	0
R8	FBD1SBOCN[10]	Differential	0
R9	RSVD		IO
T1	VIOF	POWER	I
T10	VSS	GND	I
T11	VSS	GND	Ι
T2	VIOF	POWER	Ι
Т3	VSS	GND	Ι
T36	VSS	GND	Ι
T37	VSS	GND	Ι
T38	SYSCLK_DN	Differential	I
Т39	QPI2_DRX_DP[15]	SCID Diff.	I
T4	VIOF	POWER	I
T40	QPI2_DRX_DN[15]	SCID Diff.	I
T41	QPI2_DRX_DP[14]	SCID Diff.	I
T42	QPI3_DRX_DN[2]	SCID Diff.	I
T43	QPI3_DRX_DP[3]	SCID Diff.	Ι
T44	VSS	GND	I



Table 4-2.	Pin List, Sorted by land	
	Number (Sheet 37 of 39)	

Land #	Socket (EMTS)	Format	ΙΟ
T45	QPI3_DRX_DN[7]	SCID Diff.	Ι
T46	QPI3_DRX_DP[6]	SCID Diff.	Ι
Т5	VSS	GND	Ι
Т6	VIOF	POWER	Ι
T7	VIOF	POWER	Ι
Т8	VIOF	POWER	Ι
Т9	VSS	GND	Ι
U1	VIOF	POWER	Ι
U10	VIOF	POWER	Ι
U11	VIOF	POWER	Ι
U2	VSS	GND	Ι
U3	FBD1NBIDP[10]	Differential	Ι
U36	VIOC	POWER	Ι
U37	QPI2_DRX_DP[17]	SCID Diff.	Ι
U38	SYSCLK_DP	Differential	Ι
U39	VSS	GND	Ι
U4	FBD1NBIDN[10]	Differential	Ι
U40	QPI2_DRX_DP[13]	SCID Diff.	Ι
U41	QPI2_DRX_DN[14]	SCID Diff.	Ι
U42	VSS	GND	I
U43	QPI3_DRX_DN[3]	SCID Diff.	Ι
U44	QPI3_DRX_DN[4]	SCID Diff.	Ι
U45	QPI3_DRX_DP[4]	SCID Diff.	Ι
U46	QPI3_DRX_DN[6]	SCID Diff.	Ι
U5	VIOF	POWER	Ι
U6	FBD1NBICN[9]	Differential	Ι
U7	VSS	GND	Ι
U8	VIOF	POWER	Ι
U9	VIOF	POWER	Ι
V1	FBD1NBIDN[8]	Differential	Ι
V10	VSS	GND	Ι
V11	VSS	GND	Ι
V2	FBD1NBIDP[9]	Differential	Ι
V3	FBD1NBIDN[9]	Differential	Ι
V36	VSS	GND	Ι
V37	QPI2_DRX_DN[17]	SCID Diff.	Ι
V38	QPI2_DRX_DP[16]	SCID Diff.	Ι
V39	QPI2_DRX_DN[16]	SCID Diff.	Ι
V4	FBD1NBIDP[11]	Differential	Ι
V40	QPI2_DRX_DN[13]	SCID Diff.	Ι
V41	VSS	GND	Ι

### Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 38 of 39)

Land #	Socket (EMTS)	Format	ΙΟ
V42	VIOC	POWER	Ι
V43	VIOC	POWER	I
V44	VIOC	POWER	Ι
V45	VIOC	POWER	Ι
V46	VSS	GND	I
V5	VSS	GND	I
V6	FBD1NBICP[9]	Differential	Ι
V7	FBD1NBICP[10]	Differential	Ι
V8	FBD1NBICN[10]	Differential	I
V9	VSS	GND	Ι
W1	FBD1NBIDP[8]	Differential	Ι
W10	VSS	GND	Ι
W11	VSS	GND	I
W2	FBD1NBIDN[7]	Differential	I
W3	VSS	GND	Ι
W36	VSS	GND	Ι
W37	VSS	GND	I
W38	RSVD		IO
W39	QPI2_DRX_DP[12]	SCID Diff.	Ι
W4	FBD1NBIDN[11]	Differential	I
W40	QPI2_DRX_DN[12]	SCID Diff.	Ι
W41	QPI2_DRX_DP[11]	SCID Diff.	Ι
W42	VSS	GND	I
W43	QPI2_DTX_DN[18]	SCID Diff.	0
W44	QPI2_DTX_DP[16]	SCID Diff.	0
W45	QPI2_DTX_DN[16]	SCID Diff.	0
W46	QPI2_DTX_DP[15]	SCID Diff.	0
W5	FBD1NBICN[7]	Differential	I
W6	VSS	GND	I
W7	VSS	GND	Ι
W8	FBD1NBICP[11]	Differential	Ι
W9	RSVD		IO
Y1	VSS	GND	I
Y10	RSVD		IO
Y11	VIOF	POWER	I
Y2	FBD1NBIDP[7]	Differential	I
Y3	FBD1NBIDN[6]	Differential	Ι
Y36	VIOC	POWER	Ι
Y37	QPI2_DRX_DP[18]	SCID Diff.	Ι
Y38	QPI2_DRX_DN[18]	SCID Diff.	I
Y39	VSS	GND	Ι

(intel)

# Table 4-2.Pin List, Sorted by land<br/>Number (Sheet 39 of 39)

Land #	Socket (EMTS)	Format	10
Y4	FBD1NBIDP[6]	Differential	Ι
Y40	QPI2_DRX_DP[10]	SCID Diff.	Ι
Y41	QPI2_DRX_DN[11]	SCID Diff.	Ι
Y42	VIOC	POWER	Ι
Y43	QPI2_DTX_DP[18]	SCID Diff.	0
Y44	VSS	GND	Ι
Y45	QPI2_DTX_DP[14]	SCID Diff.	0
Y46	QPI2_DTX_DN[15]	SCID Diff.	0
Y5	FBD1NBICP[7]	Differential	Ι
Y6	FBD1NBICP[8]	Differential	Ι
Y7	FBD1NBICN[8]	Differential	Ι
Y8	FBD1NBICN[11]	Differential	Ι
Y9	RSVD		IO

Pin Listing

§



# **5** Signal Definitions

#### Table 5-1.Signal Definitions (Sheet 1 of 6)

Name	Туре				Descripti	on			
BOOTMODE[1:0]	I	The BOOTM 8800/4800/2 refer to the 2	800 Product	Families p	processor w	vill boot to.	For detai	ls on the mo	
CVID[7:1]	0	Voltage ID d voltage set p							or
ERROR[0]_N	IO	Pulsed Signa input, can be						e processor.	As ai
ERROR[1]_N	IO	Level Signal can be progr						sor. As an inp	ut,
FBD0NBI[A/B][P/N][13:0]	I	These differe of Intel® SM Product Fam	I links are in	put to the	generated Intel Xeor	from the br Processor	anch zerc E7-8800/	o, channel A (4800/2800	and I
		Inte SMI	0	NB	I	A/B	P/N	[13:0	]
		Interfac Name	e Branch Number	North Bound	Input	Channel	Differen Pair Polarity Positive Negativ	Numbe	er
		Example: FB	DONBIAP[0]	Intel SMI I			d data inp	ut lane 0 sig	nal c
		channel A ar		t of the dif	ferential p	air.			
FBD0NBICLK[A/B][P/N]0	I		d positive bi ntial pair clo I links are in	ck signals put to the	generated	from the br			and I
FBD0NBICLK[A/B][P/N]0	I	channel A ar These differe of Intel® SM	d positive bi ntial pair clo I links are in	ck signals put to the	generated	from the br			and
FBD0NBICLK[A/B][P/N]0	I	channel A ar These differe of Intel® SM Product Fam Intel	d positive bi ntial pair clo I links are in lies processo <b>0</b>	ck signals put to the or.	generated Intel Xeor	from the br Processor	E7-8800/	(4800/2800	
FBD0NBICLK[A/B][P/N]0	I	channel A ar These differe of Intel® SM Product Fam Intel SMI Interfac	d positive bi ntial pair clo I links are in lies processo e Branch Number DONBICLKAF	ck signals o put to the or. NB North Bound 20 Intel SM	generated Intel Xeor I Input II branch (	from the br Processor CLK Clock D, Northbou	E7-8800/ A/B Channel	A800/2800 P/N Differentia Pair Polarity Positive/ Negative	
FBD0NBICLK[A/B][P/N]0 FBD0SB0[A/B][P/N][10:0]	I 0	channel A ar These differe of Intel® SM Product Fam Intel SMI Interfac Name Example: FB	d positive bi ntial pair clo I links are in lies processo e Branch Number DONBICLKAF d positive bi ntial pair ou	ck signals of put to the put to the provident of the second secon	generated Intel Xeor I Input II branch ( ferential p signals ger	from the br Processor CLK Clock 0, Northbou air.	E7-8800/ A/B Channel nd clock i n Intel Xe	P/N Differentia Pair Polarity Positive/ Negative nput signal c	f
		channel A ar These differe of Intel® SM Product Fam Intel SMI Interfac Name Example: FB channel A ar These differe 8800/4800/2	d positive bi ntial pair clo I links are in lies processo e Branch Number DONBICLKAF d positive bi ntial pair ou 800 Product nks.	ck signals of put to the put to the provident of the second secon	generated Intel Xeor I Input II branch ( ferential p signals ger	from the br Processor CLK Clock 0, Northbou air.	E7-8800/ A/B Channel nd clock i n Intel Xe	P/N Differentia Pair Polarity Positive/ Negative nput signal of on Processon	f E7- B o





#### Table 5-1. Signal Definitions (Sheet 2 of 6)

Name	Туре		Description							
FBD0SBOCLK[A/B][P/N]0	0		00 Product	Families p				on Processor E7 h zero, channel		
		Intel SMI	0	SB	0	CLK	A/B	P/N		
		Interface Name	Branch Number	South Bound	Output	Clock	Channel	Differential Pair Polarity Positive/ Negative		
		channel A and	positive bi	t of the dif	fferential p	áir.		output signal of		
BD1NBI[C/D][P/N][13:0]	I	These different 8800/4800/280 and D of Intel@	00 Product	Families p	signals ger processor a	nerated fro are inputs t	m Intel Xeo the brand	on Processor E7 ch one, channel		
		Intel SMI	1	NB	I	C/D	P/N	[13:0]		
		Interface Name	Branch Number	North Bound	Input	Channe I	Differenti Pair Polarity Positive/ Negative	al Lane Number		
BD1NBICLK[C/D][P/N]0	I	Example: FBD1 channel A and These different of Intel® SMI I	positive bii ial pair clo	t of the dif ck signals	fferential p generated	air. from the l	oranch one,	, channel C and		
		Product Familie			1	1	/ 0000,			
		Intel SMI	1	NB	I	CLK	C/D	P/N		
		Interface Name	Branch Number	North Bound	Input	Clock	Channel	Differential Pair Polarity Positive/ Negative		
		Example: FBD1 channel A and					und clock ir	nput signal of		
BD1SBO[C/D][P/N][10:0]	0		00 Product					on Processor E7 annel C and D o		
		Intel SMI	1	NB	0	C/D	P/N	[10:0]		
		5111								



Name	Туре				Description	on		
FBD1SBOCLK[C/D][P/N]0	0		00 Product	Families p				on Processor E7- h one, channel C
		Intel SMI	1	SB	ο	CLK	C/D	P/N
		Interface Name	Branch Number	South Bound	Output	Clock	Channel	Differential Pair Polarity Positive/ Negative
		Example: FBD channel A and					und clock o	utput signal of
FLASHROM_CFG[2:0]	I	These are inpu Families proce After the reset	ssor that we	ould initial	ize and ma	p the seri	al Flash RO	M upon reset.
FLASHROM_CLK	0	Serial flash RC	OM clock.					
FLASHROM_CS[3:0]_N	0	Serial Flash R	OM chip sele	ects. Up to	four sepa	ate flash	ROM parts	may be used.
FLASHROM_DATI	I	Serial Data In	put (from R	OM(s) to p	processor).			
FLASHROM_DATO	0	Serial Data Ou	itput (from	processor	to ROM(s)	).		
FLASHROM_WP_N	0	Flash ROM wri	te-protect.					
FORCE_PR_N	I	Force process	or power red	luction by	activation	of a TCC.		
ISENSE_D[N/P]	IO	Current sense	for Vcore V	R11.1				
LT-SX (Test-Lo)	I	Intel TXT pin s	able setting cessor E7-8 should be dr 0 series inst ed on the Ir e TXT featur	and drive 800/4800 iven high alled the I tel® Xeor e, the pin	n based or /2800 Proc to support intel TXT p i® process can be stra	the proce luct Famili Intel TXT. in should l or 7500 s apped low	essor type i es processo With Intel oe driven lo eries. On p . For Intel®	nstalled. With or installed, the ® Xeon® w. Note that TXT latforms not > Xeon®
MBP[7:0]	IO	Sideband sign	als connecti	ng to XDP	header for	- Run-time	e control an	d debug.
MEM_THROTTLE[1:0]_N	I	When asserted rate to a confi MEM_Throttle MEM_Throttle	gurable frac [1] correspo	tion of the nds to me	e nominal c em_ctrl beł	command hind the H	rate setting A xxx 11, a	
NMI	I	Interrupt inpu	t. Active hig	h. Must be	e minimum	of three	clocks.	
PECI	IO	Processor Side	band Acces	s via PECI	interface.			
PRDY_N	0	Processor deb	ug interface					
PREQ_N	I	Processor deb	ug interface					
Proc_ID[1:0]	0	Processor ID. 4800/2800 Pro						ocessor E7-8800/ ns.
PROCHOT_N	0	The assertion temperature h						cessor die
PSI_CACHE_N	0	Vcache Power or C6 power s termination of	tates so the					s in package C3 s on die
PSI_N	0							in package C3 or n die termination

#### Table 5-1.Signal Definitions (Sheet 3 of 6)



#### Table 5-1. Signal Definitions (Sheet 4 of 6)

	Туре				Description	1	
PWRGOOD	I	Proc are : low pow then time PWR The to pi high	essor E7-8800, stable and with (capable of sin er supplies are transition mor b, but clocks an (GOOD. PWRGOOD sig rotect internal throughout bo	/4800/2800 Pro in their specific king leakage cu turned on until notonically to a d power must a nal must be sup circuits against	oduct Families cations. "Clean urrent), withou I they come wi high state. PW again be stable opplied to the pi voltage seque veration. VCCS	" implies that ti t glitches, from thin specificatio RGOODcan be o before a subse roccessor at 1.1 nncing issues. It	all Intel Xeon s and power suppl he signal will rema the time that the on. The signal mus driven inactive at a equent rising edge V. This signal is us should be driven iould be stable for
QPI[3:0]_DRx_D[P/N][19:0], QPI[3:0]_CLKRX_D[P/N]	I	Inte grou	l QPI ports via und referenced. s, a half width	one uni-direction These signals of	onal transfer li can be configui	nk (In). The Rx red as a full wid	ation between two links, are termina Ith link with 20 act h link with five act
			Intel QPI Interface	3:0	R	P/N	DAT[19:0]
			Interface Name	Port Number	Receiver	Differential Pair Polarity Positive/ Negative	Lane Number
QPI[3:0]_DTX_D[P/ N][19:0],QPI[3:0]_clkTX_D[P/N]	0	Example: QPI4RPDAT[0] represents Intel QPI port 5 Data, lane 0, receive signal ar Positive bit of the differential pair. These Intel QPI output data signals provide means of communication between two Intel QPI ports via one uni-directional transfer link (Out). The links, Tx, are terminal ground referenced. These signals can be configured as a full width link with 20 activ lanes, a half width link with 10 active lanes or as a quarter width link with five activ lanes.					
			Intel QPI Interface	3:0	т	P/N	DAT[19:0]
				3:0 Port Number	T Transmitter	P/N Differential Pair Polarity Positive/ Negative	DAT[19:0] Lane Number
		Exar Posit	Interface Interface Name	Port Number	Transmitter ts Intel QPI po	Differential Pair Polarity Positive/ Negative	Lane
RESET_N	I	Posit Asse its ir sign appr	Interface Interface Name mple: QPI4RPD tive bit of the c erting the RESE nternal caches als are sample ropriate BOOTM	Port Number AT[0] represen lifferential pair. T_N signal rese without writing d at the active-	Transmitter ts Intel QPI po ets the process back any of th to-inactive tra IBIST is sampl	Differential Pair Polarity Positive/ Negative rt 5 Data, lane ( sor to a known heir contents. B	Lane Number 0,Transmit signal a state and invalidat OOTMODE[0:1] T_N for selecting
	I	Posit Asse its ir sign appr tran	Interface Interface Name mple: QPI4RPD tive bit of the c erting the RESE nternal caches als are sampled ropriate BOOTM sition of RESET	Port Number AT[0] represen lifferential pair. T_N signal rese without writing d at the active- 10DE. Also RUN '_N to select BI	Transmitter ts Intel QPI po ets the process back any of th to-inactive tra IBIST is sampl ST operation.	Differential Pair Polarity Positive/ Negative rt 5 Data, lane ( sor to a known heir contents. B nsition of RESE ed at the active	Lane Number 0,Transmit signal a state and invalidat OOTMODE[0:1] T_N for selecting
RSVD	I	Positi Assectits in sign appritran These This	Interface Interface Name mple: QPI4RPD tive bit of the control of	Port Number AT[0] represen lifferential pair. T_N signal rese without writing d at the active- 10DE. Also RUN _N to select BI erved and shou	Transmitter ts Intel QPI po ets the process back any of th to-inactive tra IBIST is sampl ST operation. Id be treated a ive-to-inactive	Differential Pair Polarity Positive/ Negative rt 5 Data, lane ( sor to a known heir contents. B nsition of RESE ed at the active	Lane Number 0,Transmit signal a state and invalidat OOTMODE[0:1] T_N for selecting e-to-inactive
RSVD RUNBIST		Posit Asse its ir sign appr tran Thes This high Sam	Interface Interface Name mple: QPI4RPD tive bit of the control enting the RESE nternal caches als are samplee ropriate BOOTM sition of RESET se Pins are reserved input pin is sa to, this enables for	Port Number AT[0] represen lifferential pair. T_N signal rese without writing d at the active- 10DE. Also RUN _N to select BI erved and shou mpled on a acti BIST (Recomme rising edge of R	Transmitter Transmitter ts Intel QPI poo back any of th to-inactive tra IBIST is sampl ST operation. Id be treated a ive-to-inactive ended).	Differential Pair Polarity Positive/ Negative rt 5 Data, lane ( sor to a known heir contents. B nsition of RESE ed at the active is NO CONNECT transition of RI	Lane Number 0,Transmit signal a state and invalidat OOTMODE[0:1] T_N for selecting e-to-inactive
RSVD RUNBIST SKTDIS_N	I	Posit Asse its ir sign appr tran Thes This high Sam sock Sock	Interface Interface Name mple: QPI4RPD tive bit of the c erting the RESE nternal caches als are samplee ropriate BOOTM sition of RESET se Pins are rese input pin is sa b, this enables E pled with the r cet, tri-state I/C	Port Number AT[0] represen lifferential pair. T_N signal rese without writing d at the active- 10DE. Also RUN _N to select BI _N to select BI erved and shoul mpled on a acti BIST (Recomme rising edge of R D. g pins. These p	Transmitter Transmitter ts Intel QPI por back any of th to-inactive tran IBIST is sampl ST operation. Id be treated a ive-to-inactive ended). ESET_N input.	Differential Pair Polarity Positive/ Negative rt 5 Data, lane ( sor to a known heir contents. B nsition of RESE ed at the active s NO CONNECT transition of RI Asserted, sign	Lane Number 0,Transmit signal a state and invalidat OOTMODE[0:1] T_N for selecting e-to-inactive T, left unconnected ESET_N. If sample
RESET_N RSVD RUNBIST SKTDIS_N SKTID[2:0] SKTOCC_N	I	Posit Asse its ir sign appr tran Thes This high Sam sock Sock	Interface Interface Name mple: QPI4RPD tive bit of the control of	Port Number AT[0] represen lifferential pair. T_N signal rese without writing d at the active- 10DE. Also RUN N to select BI erved and shou mpled on a acti BIST (Recomme rising edge of R D. g pins. These p he processor.	Transmitter Transmitter ts Intel QPI po ets the process back any of th to-inactive trai IBIST is sampl ST operation. Id be treated a ive-to-inactive ended). ESET_N input. ins determine	Differential Pair Polarity Positive/ Negative rt 5 Data, lane ( sor to a known heir contents. B nsition of RESE ed at the active s NO CONNECT transition of RI Asserted, sign	Lane Number 0,Transmit signal a state and invalidat OOTMODE[0:1] T_N for selecting e-to-inactive T, left unconnected ESET_N. If sample al will disable the to be used on the



Name	Туре	Description	
SMBCLK	I/O	The SMBus Clock (SMBCLK) signal is an input clock to the system management logic which is required for operation of the system management features of the Intel Xeon Processor E7-8800/4800/2800 Product Families processor. This clock is driven by the SMBus controller and is asynchronous to other clocks in the processor. This is an open drain signal.	
SMBDAT	I/O	The SMBus Data (SMBDAT) signal is the data signal for the SMBus. This signal provides the single-bit mechanism for transferring data between SMBus devices. This is an open drain signal.	
SPDCLK	I/O	This is a bi-directional clock signal between Intel Xeon Processor E7-8800/4800/ 2800 Product Families processor, DRAM SPD registers and external components on the board. This is an open drain signal.	
SPDDAT	I/O	This is a bi-directional data signal between Intel Xeon Processor E7-8800/4800/2800 Product Families processor, DRAM SPD registers and external components on the board. This is an open drain signal.	
SYSCLK_DP/SYSCLK_DP	I	The differential clock pair SYSCLK_DP/SYSCLK_DN provides the fundamental clock source for the Intel Xeon Processor E7-8800/4800/2800 Product Families processor. All processor link agents must receive these signals to drive their outputs and latch their inputs. All external timing parameters are specified with respect to the rising edge of SYSCLK crossing the falling edge of SYSCLK_N. These differential clock pair should not be asserted until VCCCORE, VIOC, VIOF, VCACHE and VCC33 are stabilized.	
SYSCLK_LAI/SYSCLK_LAI_N	I	These are reference clocks used only for debug purposes. Electrical specifications on these clocks are identical to SYSCLK_DP/SYSCLK_DN.	
ТСК	I	Test Clock (TCK) provides the clock input for the processor TAP.	
TDI	I	Test Data In (TDI) transfers serial test data into the processor. TDI provides the serial input needed for JTAG specification support.	
TDO	0	Test Data Out (TDO) transfers serial test data out of the processor. TDO provides the serial output needed for JTAG specification support. This is an open drain output.	
TEST[3:0]	I	Four corner pins used to study socket corner joint reliability. VSS on package, however, not required to be connected.	
Test-Hi	Ι	Strap pins to VIO via TBD resistor.	
THERMALERT_N	0	Thermal Alert (THERMALERT_N) is an output signal and is asserted when the on-die thermal sensors readings exceed a pre-programmed threshold.	
THERMTRIP_N	0	The processor protects itself from catastrophic overheating by use of an internal thermal sensor. To ensure that there are no false trips, Thermal Trip (THERMTRIP_N) will activate at a temperature that is about 115°C as measured at the core. Once activated, the processor will stop all execution and the signal remains latched until RESET_N goes active. It is strongly recommended that all power be removed from the processor before bringing the processor back up. If the temperature has not dropped below the trip level, the processor will continue to drive THERMTRIP_N and remain stopped. Strapping is 1k-10k Ohms.	
TMS	I	Test Mode Select (TMS) is a JTAG specification support signal used by debug tools.	
TRST_N	I	Test Reset (TRST_N) resets the TAP logic. TRST_N must be driven electrically low during power on Reset.	
VCACHE	I	This provides power to processor LLC and system interface logic. Actual value of the voltage is determined by the settings of CVID[7:1].	
VCACHESENSE	IO	VR Sense lines. (VCACHE)	
VCC33	I	VCC33 supplies 3.3V to PIROM/OEM Scratch ROM, INITROM and level translators. This supply is required both for PIROM usage and for correct processor boot operation.	
VCCCORE	I	This provides power to the Cores on the processor. Actual value of the voltage is determined by the settings of VID[7:0].	
VSSCOREESENSE	IO	VR Sense lines. (Vcore)	

# Table 5-1.Signal Definitions (Sheet 5 of 6)





Table 5-1.	Signal	Definitions	(Sheet	6 of 6)	
	Signai		(Sileet	00.07	/

Name	Туре	Description
VID[7:0]	I/O	VID[7:0] is an input only during Power On Configuration. It is an output signal during normal operation.
		As an output, VID[7:0] (Voltage ID) are signals that are used to support automatic selection of power supply voltages ( $V_{CC}$ ). Refer to the <i>Voltage Regulator Module</i> ( <i>VRM</i> ) and Enterprise Voltage Regulator-Down (EVRD) 11.1 Design Guidelines for more information. The voltage supply for these signals must be valid before the VR can supply $V_{CC}$ to the processor. Conversely, the VR output must be disabled until the voltage supply for the VID signals become valid. The VID signals are needed to support the processor voltage specification variations. The VR must supply the voltage that is requested by the signals, or disable itself.
		As an inputs during Power On Configuration:
		VID [7] is an electronic safety key for distinguishing VR11.1 from PMPV6.
		VID[6] is a spare bit reserved for future use.
		VID[5:3] - IMON bits are output signals for IMON gain setting. See Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.1 Design Guidelines for gain setting information.
		VID[2:0] or MSID[2:0] - Market Segment ID, or MSID are provided to indicate the Market Segment for the processor and may be used for future processor compatibility or for keying. In addition, MSID protects the platform by preventing a higher power processor from booting in a platform designed for lower power processors. This value is latched from the platform in to the CPU, on the rising edge of VioPWRGOOD, during the cold boot power up sequence.
VIO_VID[4:1]	0	Voltage ID driven out to the VR 11.1 for dynamic/static adjustment of processor voltage set point. Note that these pins are either floated, or tied to ground on the package.
VIOC	Ι	VIOC provides power to the input/output interface on the Intel Xeon Processor E7- 8800/4800/2800 Product Families processor Intel® QPI I/O.
VIOF	Ι	VIOF provides power to the input/output interface on the Intel Xeon Processor E7- 8800/4800/2800 Product Families processor Intel® SMI I/O.
VIOPowerGood	I	VIO Power Good signal.
VREG	I	~1.8 V. Voltage to PLLs.
VSS	I	VSS is the ground plane for the Intel Xeon Processor E7-8800/4800/2800 Product Families processor.
VSSCACHESENSE	IO	VR Sense lines. (Vcache)

§



# **6** Thermal Specifications

# 6.1 Package Thermal Specifications

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor requires a thermal solution to maintain temperatures within its operating limits. Any attempt to operate the processor outside these operating limits may result in permanent damage to the processor and potentially other components within the system. For more information on designing a component level thermal solution, refer to the *Intel*® *Xeon*® *Processor 7500 Series and Intel*® *Xeon*® *Processor E7-8800/4800/2800 Product Families Thermal and Mechanical Design Guide*.

A complete solution includes both component and system level thermal management features. Component level thermal solutions can include active or passive heatsinks attached to the processor integrated heat spreader (IHS). Typical system level thermal solutions may consist of system fans combined with ducting and venting.

# 6.1.1 Thermal Specifications

To allow the optimal operation and long-term reliability of Intel® processor-based systems, the processor must remain within the minimum and maximum case temperature ( $T_{CASE}$ ) specifications as defined by the applicable thermal profile (see Table 6-1 and Figure 6-1 for 130W TDP Intel Xeon Processor E7-8800/4800/2800 Product Families processor, Table 6-1 and Figure 6-2 for 105W TDP Intel Xeon Processor E7-8800/4800/2800 Product Families processor, and Table 6-1 and Figure 6-3 for 95W TDP Intel Xeon Processor E7-8800/4800/2800 Product Families processor). Thermal solutions not designed to provide this level of thermal capability may affect the long-term reliability of the processor and system. For more details on thermal solution design, please refer to the Intel® Xeon® Processor 7500 Series and Intel® Xeon® Processor E7-8800/4800/2800 Product Families Thermal and Mechanical Design Guide.

Intel Xeon Processor E7-8800/4800/2800 Product Families processor implements a methodology for managing processor temperatures which is intended to support acoustic noise reduction through fan speed control and to ensure processor reliability. Selection of the appropriate fan speed is based on the relative temperature data reported by the processor's Platform Environment Control Interface (PECI) bus as described in Section 6.3. The temperature reported over PECI is always a negative value and represents a delta below the onset of thermal control circuit (TCC) activation, as indicated by PROCHOT\_N (see Section 6.2, "Processor Thermal Features" on page 118). Systems that implement fan speed control must be designed to use this data. Systems that do not alter the fan speed only need to guarantee that the case temperature meets the thermal profile specifications.

Intel has developed a thermal profile that can be implemented with 130W TDP Intel Xeon Processor E7-8800/4800/2800 Product Families processor to ensure adherence to Intel reliability requirements. The 130W TDP Intel Xeon Processor E7-8800/4800/2800 Product Families processor Thermal Profile (see Figure 6-1; Table 6-2) is representative of a volumetrically unconstrained thermal solution (that is, industry enabled 4U heatsink). In this scenario, it is expected that the Thermal Control Circuit (TCC) would only be activated for very brief periods of time when running the most power intensive



applications. Intel has developed the thermal profile to allow customers to choose the thermal solution and environmental parameters that best suit their platform implementation.

The 105W TDP Intel Xeon Processor E7-8800/4800/2800 Product Families processor (see Figure 6-2; Table 6-3) and 95W TDP Intel Xeon Processor E7-8800/4800/2800 Product Families processor (see Figure 6-3; Table 6-4) support a single Thermal Profile. The Thermal Profiles are indicative of a constrained thermal environment. Utilization of a thermal solution that does not meet the Thermal Profile will violate the thermal specifications and may result in permanent damage to the processor.

The upper point of the thermal profile consists of the Thermal Design Power (TDP) and the associated  $T_{CASE\_MAX}$  value. It should be noted that the upper point associated with the 130W TDP Intel Xeon Processor E7-8800/4800/2800 Product Families processor Thermal Profile (x = TDP and y =  $T_{CASE\_MAX}$  P @ TDP) represents a thermal solution design point. In actuality the processor case temperature may not reach this value due to TCC activation (see Figure 6-1 for the Performance Intel Xeon Processor E7-8800/4800/2800 Product Families processor). The lower point of the thermal profile consists of x =  $P_{PROFILE\_MIN}$  and y =  $T_{CASE\_MAX}$  @  $P_{PROFILE\_MIN}$ .  $P_{PROFILE\_MIN}$  is defined as the processor power at which  $T_{CASE}$ , calculated from the thermal profile, is equal to 69°C.

Analysis indicates that real applications are unlikely to cause the processor to consume maximum power dissipation for sustained time periods. Intel recommends that complete thermal solution designs target the Thermal Design Power (TDP) instead of the maximum processor power consumption. The Intel® Thermal Monitor feature is intended to help protect the processor in the event that an application exceeds the TDP recommendation for a sustained time period. For more details on this feature, refer to Section 6.2. To ensure maximum flexibility for future requirements, systems should be designed to the Flexible Motherboard (FMB) guidelines, even if a processor with lower power dissipation is currently planned. The Intel Thermal Monitor 1 or Intel Thermal Monitor 2 feature must be enabled for the processor to remain within its specifications.

# Table 6-1. Processor Thermal Specifications

Core Frequency	Thermal Design Power (W)	Minimum TCASE (°C)	Maximum TCASE (°C)	Notes
Processor Launch to FMB	130	5	See Figure 6-1; Table 6-2;	1, 2, 3, 4, 5
Processor Launch to FMB	105	5	See Figure 6-2; Table 6-3;	1, 2, 3, 4, 5
Processor Launch to FMB	95	5	See Figure 6-3; Table 6-4;	1, 2, 3, 4, 5

### Notes:

- 1. These values are specified at V<sub>CC\_MAX</sub> for all processor frequencies. Systems must be designed to ensure the processor is not to be subjected to any static V<sub>CC</sub> and I<sub>CC</sub> combination wherein V<sub>CC</sub> exceeds V<sub>CC\_MAX</sub> at specified I<sub>CC</sub>.
- Thermal Design Power (TDP) should be used for processor thermal solution design targets. TDP is not the maximum power that the processor can dissipate. TDP is measured at maximum T<sub>CASE</sub>.
- 3. These specifications are based on pre-silicon estimates and simulations. These specifications may be updated with characterized data from silicon measurements in a future release of this document.
- Power specifications are defined at all VIDs found in Table 2-2. The Intel Xeon Processor E7-8800/4800/ 2800 Product Families processor may be shipped under multiple VIDs for each frequency.
- 5. FMB, or Flexible Motherboard, guidelines provide a design target for meeting all planned processor frequency requirements.






Figure 6-1. 130W TDP Processor Thermal Profile

Notes:

- 1.
- es: Thermal Profile is representative of a volumetrically unconstrained platform. Refer to Table 6-2 for discrete points that constitute the thermal profile. Implementation of the Thermal Profile should result in virtually no TCC activation. Furthermore, utilization of thermal solutions that do not meet processor Thermal Profile will result in increased probability of TCC activation and may incur measurable performance loss. (See Section 6.2 for details on TCC activation.) Refer to the Intel® Xeon® Processor 7500 Series and Intel® Xeon® Processor E7-8800/4800/2800 Product Families Thermal and Mechanical Design Guide for system and environmental implementation details. 2.
- 3. details.

#### Table 6-2. 130W TDP Processor Thermal Profile Table (Sheet 1 of 2)


Power (W)	T <sub>CASE_MAX</sub> (°C)
0	48.0
5	48.8
10	49.6
15	50.4
20	51.2
25	52.0
30	52.8
35	53.6
40	54.4
45	55.2
50	56.0
55	56.8
60	57.6
65	58.4



Table 6-2.	130W TDP	Processor	Thermal	Profile	Table	(Sheet	2 of 2	2)
------------	----------	-----------	---------	---------	-------	--------	--------	----

Power (W)	T <sub>CASE_MAX</sub> (°C)
70	59.1
75	59.9
80	60.7
85	61.5
90	62.3
95	63.1
100	63.9
105	64.7
110	65.5
115	66.3
120	67.1
125	67.9
130	69.0

# Figure 6-2. 105W TDP Processor Thermal Profile



Notes:


- 1. Thermal Profile is representative of a volumetrically constrained platform. Refer to Table 6-3 for discrete points that constitute the thermal profile.
- Implementation of the Thermal Profile should result in virtually no TCC activation. Furthermore, utilization
  of thermal solutions that do not meet processor Thermal Profile will result in increased probability of TCC
  activation and may incur measurable performance loss: (See Section 6.2 for details on TCC activation.)
   Poter to the Uta(@ Vaca@ Processor 7500 Series and Intel® Vaca@ Processor 75, 2000(2000)
- 3. Refer to the Intel® Xeon® Processor 7500 Series and Intel® Xeon® Processor E7-8800/4800/2800 Product Families Thermal and Mechanical Design Guide for system and environmental implementation details.



Power (W)	T <sub>CASE_MAX</sub> (°C)
0	45.2
5	46.1
10	47.0
15	47.9
20	48.8
25	49.7
30	50.6
35	51.5
40	52.4
45	53.3
50	54.1
55	55.0
60	55.9
65	56.8
70	57.7
75	58.6
80	59.5
85	60.4
90	61.3
95	62.2
100	63.1
105	64.0

# Table 6-3. 105W TDP Processor Thermal Profile Table





### Figure 6-3. 95W TDP Processor Thermal Profile

### Notes:

- Thermal profile is representative of a volumetrically constrained platform. Refer to Table 6-4 for discrete 1. points that constitute the thermal profile.
- Implementation of the Thermal Profile should result in virtually no TCC activation. Furthermore, utilization of thermal solutions that do not meet processor Thermal Profile will result in increased probability of TCC activation and may incur measurable performance loss. (See Section 6.2 for details on TCC activation.) Refer to the Intel® Xeon® Processor 7500 Series and Intel® Xeon® Processor E7-8800/4800/2800 Product Families Thermal and Mechanical Design Guide for system and environmental implementation 2. 3.
- details.

#### Table 6-4. 95W TDP Processor Thermal Profile Table (Sheet 1 of 2)

Power (W)	T <sub>CASE_MAX</sub> (°C)
0	48.2
5	49.3
10	50.5
15	51.6
20	52.8
25	53.9
30	55.1
35	56.2
40	57.4
45	58.5
50	59.7
55	60.8
60	62.0
65	63.1
70	64.3




Power (W)	T <sub>CASE_MAX</sub> (°C)
75	65.4
80	66.6
85	67.7
90	68.9
95	70.0

# Table 6-4. 95W TDP Processor Thermal Profile Table (Sheet 2 of 2)

# 6.1.2 Thermal Metrology

The minimum and maximum case temperatures ( $T_{CASE}$ ) are specified in Table 6-2 through Table 6-4, and are measured at the geometric top center of the processor substrate, not IHS, as in previous products. Figure 6-4 illustrates the location where  $T_{CASE}$  temperature measurements should be made. For detailed guidelines on temperature measurement methodology, refer to the *Intel*® *Xeon*® *Processor 7500 Series and Intel*® *Xeon*® *Processor E7-8800/4800/2800 Product Families Thermal and Mechanical Design Guide*.





*Note:* Figure is not to scale and is for reference only.



# 6.2 **Processor Thermal Features**

# 6.2.1 Thermal Monitor Features

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor provides two thermal monitor features, Intel Thermal Monitor 1 ("TM1") and Intel Thermal Monitor 2 ("TM2"). Both Intel Thermal Monitor 1 and 2 must be enabled in BIOS for the processor to be operating within specifications. When both are enabled, Intel Thermal Monitor 2 will be activated first and Intel Thermal Monitor 1 will be added if Intel Thermal Monitor 2 is not effective.

# 6.2.2 Intel<sup>®</sup> Thermal Monitor 1

The Intel Thermal Monitor 1 feature helps control the processor temperature by activating the Thermal Control Circuit (TCC) when the processor silicon reaches its maximum operating temperature. The TCC reduces processor power consumption as needed by modulating (starting and stopping) the internal processor core clocks. Intel Thermal Monitor 1 or Intel Thermal Monitor 2 must be enabled for the processor to be operating within specifications. The temperature at which Intel Thermal Monitor 1 activates the thermal control circuit is not user-configurable and is not software-visible. Bus traffic is snooped in the normal manner, and interrupt requests are latched (and serviced during the time that the clocks are on) while the TCC is active.

When Intel Thermal Monitor 1 is enabled, and a high temperature situation exists (that is, TCC is active), the clocks will be modulated by alternately turning the clocks off and on at a duty cycle specific to the processor (typically 30 - 50%). Cycle times are processor speed dependent and will decrease as processor core frequencies increase. A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature, and the hysteresis timer has expired, the TCC goes inactive and clock modulation ceases.

With a thermal solution designed to meet the Intel Xeon Processor E7-8800/4800/2800 Product Families processor Thermal Profiles, it is anticipated that the TCC would only be activated for very short periods of time when running the most power-intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would be immeasurable. In addition, a thermal solution that is significantly under designed may not be capable of cooling the processor even when the TCC is active continuously.

The duty cycle for the TCC, when activated by the Intel Thermal Monitor 1, is factoryconfigured and cannot be modified. Intel Thermal Monitor 1 does not require any additional hardware, software drivers, or interrupt handling routines.

# 6.2.3 Intel Thermal Monitor 2

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor adds supports for an enhanced thermal monitor capability known as Intel Thermal Monitor 2. This mechanism provides an efficient means for limiting the processor temperature by reducing the power consumption within the processor. Intel Thermal Monitor 1 or Intel Thermal Monitor 2 must be enabled for the processor to be operating within specifications. Intel Thermal Monitor 2 requires support for dynamic VID transitions in the platform.




When Intel Thermal Monitor 2 is enabled, and a high temperature situation is detected, the Thermal Control Circuit (TCC) will be activated for all processor cores. The TCC causes the processor to adjust its operating frequency (via the bus multiplier) and input voltage (via the VID signals). This combination of reduced frequency and VID results in a reduction to the processor power consumption. The lowest bus multiplier for the Intel Thermal Monitor 2 is 8:1. This results in an operating frequency of 1066 MHz.

Once the new operating frequency is engaged, the processor will transition to the new core operating voltage by issuing a new VID code to the voltage regulator. The voltage regulator must support dynamic VID steps in order to support the Intel Thermal Monitor 2. During the voltage change, it will be necessary to transition through multiple VID codes to reach the target operating voltage. Each step will be one or two VID table entries (see Table 2-2). The processor continues to execute instructions during the voltage transition. Operation at the lower voltage reduces the power consumption of the processor.

A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature, and the hysteresis timer has expired, the operating frequency and voltage transition back to the normal system operating point. Transition of the VID code will occur first, in order to ensure proper operation once the processor reaches its normal operating frequency. Refer to Figure 6-5 for an illustration of this ordering.

# Figure 6-5. Intel® Thermal Monitor 2 Frequency and Voltage Ordering



The PROCHOT\_N signal is asserted when a high-temperature situation is detected, regardless of whether Intel Thermal Monitor 1 or Intel Thermal Monitor 2 is enabled.

# 6.2.4 On-Demand Mode

The processor provides an auxiliary mechanism that allows system software to force the processor to reduce its power consumption. This mechanism is referred to as "On-Demand" mode and is distinct from the Intel Thermal Monitor 1 and Intel Thermal Monitor 2 features. On-Demand mode is intended as a means to reduce system level power consumption. Systems utilizing Intel Xeon Processor E7-8800/4800/2800 Product Families processor must not rely on software usage of this mechanism to limit the processor temperature. There are two ways to implement On-Demand mode. If bit



4 of the IA32\_CLOCK\_MODULATION MSR is set to a '1', the processor will immediately reduce its power consumption via modulation (starting and stopping) of the internal core clock, independent of the processor temperature. Also, a write the P\_CNT I/O address, the processor will immediately reduce power consumptions as well.

The P\_CNT I/O address write controls all active cores. The MSR write only impacts the core that performed the MSR write. The P\_CNT I/O address write takes priority over the MSR write.

When using On-Demand mode, the duty cycle of the clock modulation is programmable via bits 3:1 of the same IA32\_CLOCK\_MODULATION MSR. In On-Demand mode, the duty cycle can be programmed from 12.5% on/ 87.5% off to 87.5% on/12.5% off in 12.5% increments. On-Demand mode may be used in conjunction with the Thermal Monitor; however, if the system tries to enable On-Demand mode at the same time the TCC is engaged, the factory configured duty cycle of the TCC will override the duty cycle selected by the On-Demand mode.

# 6.2.5 **PROCHOT\_N Signal**

An external signal, PROCHOT\_N (processor hot) is asserted when the temperature of any processor core has reached its factory configured trip point. If Intel Thermal Monitor 1 and Intel Thermal Monitor 2 are enabled (note that Intel Thermal Monitor 1 and Intel Thermal Monitor 2 must be enabled for the processor to be operating within specification), the TCC will be active when PROCHOT\_N is asserted. Intel Thermal Monitor 2 activates first, and Intel Thermal Monitor 1 activates only if needed to further reduce temperature. The processor can be configured to generate an interrupt upon the assertion or de-assertion of PROCHOT\_N. Refer to the *Intel*<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual and the Intel<sup>®</sup> Xeon® Processor 7500 Series Datasheet Volume 2 for specific register and programming details.

PROCHOT\_N is designed to assert at or a few degrees higher than maximum  $T_{CASE}$  (as specified by Thermal Profile) when dissipating TDP power, and cannot be interpreted as an indication of processor case temperature. This temperature delta accounts for processor package, lifetime and manufacturing variations and attempts to ensure the Thermal Control Circuit is not activated below maximum  $T_{CASE}$  when dissipating TDP power. There is no defined or fixed correlation between the PROCHOT\_N trip temperature, or the case temperature. Thermal solutions must be designed to the processor specifications and cannot be adjusted based on experimental measurements of  $T_{CASE}$ , or PROCHOT\_N.

This signal is only valid when power good is asserted, and CPU reset is not asserted.

# 6.2.6 FORCE\_PR\_N Signal

The FORCE\_PR\_N (force power reduction) input can be used by the platform to cause Intel Xeon Processor E7-8800/4800/2800 Product Families processor to activate the TCC. If the Thermal Monitor is enabled, the TCC will be activated upon the assertion of the FORCE\_PR\_N signal. FORCE\_PR\_N is an asynchronous input. Assertion of the FORCE\_PR\_N signal will activate TCC for all operating processor cores. The TCC will remain active until the system deasserts FORCE\_PR\_N. FORCE\_PR\_N can be used to thermally protect other system components. To use the VR as an example, when FORCE\_PR\_N is asserted, the TCC circuit in the processor will activate, reducing the current consumption of the processor and the corresponding temperature of the VR.



It should be noted that assertion of FORCE\_PR\_N does not automatically assert PROCHOT\_N. As mentioned previously, the PROCHOT\_N signal is asserted when a high temperature situation is detected. A minimum pulse width of 500  $\mu$ s is recommended when FORCE\_PR\_N is asserted by the system. Sustained activation of the FORCE\_PR\_N signal may cause noticeable platform performance degradation.

# 6.2.7 THERMTRIP\_N Signal

Regardless of whether or not the Intel Thermal Monitor 1 or 2 is enabled, in the event of a catastrophic cooling failure, the processor will automatically shut down when any core has reached an elevated temperature (refer to the THERMTRIP\_N definition in Table 5-1). At this point, the sideband signal THERMTRIP\_N will go active and stay active as described in Table 5-1. THERMTRIP\_N activation is independent of processor activity. If THERMTRIP\_N is asserted, processor core voltage ( $V_{CC}$ ) and processor cache voltage (Vcache) must be removed within the time frame defined.

This signal is only valid when power good is asserted, and CPU reset is not asserted.

# 6.2.8 THERMALERT\_N Signal

The THERMALERT\_N pin activates when a pre-programmed temperature is reached on any of the device cores. This pre-programmed temperature is an offset from Prochot, an programmed via BIOS. There is no sign for the value, as it is always assumed that the values is less than or equal to Prochot. When not programmed, the value is zero.

The expected usage for this signal is in fan speed control when direct PECI readings are not used. Note that all thermal specifications must be met when using this signal as part of an over all thermal solution.

This signal is only valid when power good is asserted, CPU reset is not asserted, and BIOS has configured the THERMALERT threshold temperature. Note that BIOS can not configure the THERMALERT threshold until the processor is out of reset.

# 6.3 Platform Environment Control Interface (PECI)

The Platform Environment Control Interface (PECI) uses a single wire for self-clocking and data transfer. The bus requires no additional control lines. The physical layer is a self-clocked one-wire bus that begins each bit with a driven, rising edge from an idle level near zero volts. The duration of the signal driven high depends on whether the bit value is a logic '0' or logic '1'. PECI also includes variable data transfer rate established with every message. In this way, it is highly flexible even though underlying logic is simple.

The interface design was optimized for interfacing to Intel® processor and chipset components in both single processor and multiple processor environments. The single wire interface provides low board routing overhead for the multiple load connections in the congested routing area near the processor and chipset components. Bus speed, error checking, and low protocol overhead provides adequate link bandwidth and reliability to transfer critical device operating conditions and configuration information.

The PECI bus offers:

- A wide speed range from 2 Kbps to 2 Mbps
- CRC check byte used to efficiently and atomically confirm accurate data delivery
- Synchronization at the beginning of every message minimizes device timing accuracy requirements



What follows is a processor-specific PECI client definition, and is largely an addendum to the PECI Network Layer and Design Recommendations sections for the PECI 2.0 Specification document.

**Note:** Note that the PECI commands described in this document apply to the Intel Xeon Processor E7-8800/4800/2800 Product Families processor only. Refer to Table 6-5 for a list of PECI commands supported by the Intel Xeon Processor E7-8800/4800/2800 Product Families processor PECI client.

# Table 6-5. Summary of Processor-specific PECI Commands

Command	Supported on Intel Xeon Processor E7-8800/4800/2800 Product Families processor CPU
Ping()	Yes
GetDIB()	Yes
GetTemp()	Yes
PCIConfigRd()	Yes
PCIConfigWr()	Yes
MbxSend() <sup>1</sup>	Yes
MbxGet() <sup>1</sup>	Yes

### Note:

Refer to Table 6-9 for a summary of mailbox commands supported by the Intel Xeon Processor E7-8800/ 4800/2800 Product Families processor CPU.

# 6.3.1 **PECI** Client Capabilities

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor PECI client is designed to support the following sideband functions:

- Processor and DRAM thermal management
- Platform manageability functions, including thermal, power and electrical error monitoring
- Processor interface tuning and diagnostics capabilities (Intel<sup>®</sup> Interconnect BIST [Intel<sup>®</sup> IBIST]).

# 6.3.1.1 Thermal Management

Processor fan speed control is managed by comparing PECI thermal readings against the processor-specific fan speed control reference point, or  $T_{CONTROL}$ . Both  $T_{CONTROL}$  and PECI thermal readings are accessible via the processor PECI client. These variables are referenced to a common temperature, the TCC activation point, and are both defined as negative offsets from that reference. Algorithms for fan speed management using PECI thermal readings and the  $T_{CONTROL}$  reference are documented in Section 6.3.2.6.

PECI-based access to DRAM thermal readings and throttling control coefficients provide a means for Board Management Controllers (BMCs) or other platform management devices to feed hints into on-die memory controller throttling algorithms. These control coefficients are accessible using PCI configuration space writes via PECI. The PECIbased configuration write functionality is defined in Section 6.3.2.5.



# 6.3.1.2 Platform Manageability

PECI allows full read access to error and status monitoring registers within the processor's PCI configuration space. It also provides insight into thermal monitoring functions such as TCC activation timers and thermal error logs.

# 6.3.1.3 **Processor Interface Tuning and Diagnostics**

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor Intel IBIST allows for in-field diagnostic capabilities in Intel QPI and memory controller interfaces. PECI provides a port to execute these diagnostics via its PCI Configuration read and write capabilities.

# 6.3.2 Client Command Suite

# 6.3.2.1 Ping()

Ping() is a required message for all PECI devices. This message is used to enumerate devices or determine if a device has been removed, been powered-off, etc. A Ping() sent to a device address always returns a non-zero Write FCS if the device at the targeted address is able to respond.


# 6.3.2.1.1 Command Format

The Ping() format is as follows:

# Write Length: 0


### Read Length: 0

### Figure 6-6. Ping()



An example Ping() command to PECI device address 0x30 is shown below.

# Figure 6-7. Ping() Example



# 6.3.2.2 GetDIB()

The processor PECI client implementation of GetDIB() includes an 8-byte response and provides information regarding client revision number and the number of supported domains. All processor PECI clients support the GetDIB() command.



# 6.3.2.2.1 Command Format


The GetDIB() format is as follows:

Write Length: 1

Read Length: 8

Command: 0xf7


# Figure 6-8. GetDIB()



# 6.3.2.2.2 Device Info

The Device Info byte gives details regarding the PECI client configuration. At a minimum, all clients supporting GetDIB will return the number of domains inside the package via this field. With any client, at least one domain (Domain 0) must exist. Therefore, the Number of Domains reported is defined as the number of domains in addition to Domain 0. For example, if the number 0b1 is returned, that would indicate that the PECI client supports two domains.

# Figure 6-9. Device Info Field Definition




# 6.3.2.2.3 Revision Number

All clients that support the GetDIB command also support Revision Number reporting. The revision number may be used by a host or originator to manage different command suites or response codes from the client. Revision Number is always reported in the second byte of the GetDIB() response. The Revision Number always maps to the revision number of this document.



# Figure 6-10. Revision Number Definition



# 6.3.2.3 GetTemp()

The GetTemp() command is used to retrieve the temperature from a target PECI address. The temperature is used by the external thermal management system to regulate the temperature on the die. The data is returned as a negative value representing the number of degrees centigrade below the Thermal Control Circuit Activation temperature of the PECI device. Note that a value of zero represents the temperature at which the Thermal Control Circuit activates. The actual value that the thermal management system uses as a control set point (Tcontrol) is also defined as a negative number below the Thermal Control Circuit Activation temperature. TCONTROL may be extracted from the processor by issuing a PECI Mailbox MbxGet() (see Section 6.3.2.8), or using a RDMSR instruction.

Refer to Section 6.3.6 for details regarding temperature data formatting.

# 6.3.2.3.1 Command Format

The GetTemp() format is as follows:

Write Length: 1


Read Length: 2

Command: 0x01

Multi-Domain Support: Yes (see Table 6-15)


**Description**: Returns the current temperature for addressed processor PECI client.

# Figure 6-11. GetTemp()



Example bus transaction for a thermal sensor device located at address 0x30 returning a value of negative 10°C:

# Figure 6-12. GetTemp() Example



# 6.3.2.3.2 Supported Responses

The typical client response is a passing FCS and good thermal data. Under some conditions, the client's response will indicate a failure.

# Table 6-6. GetTemp() Response Definition

Response	Meaning
General Sensor Error (GSE)	Thermal scan did not complete in time. Retry is appropriate.
0x0000	Processor is running at its maximum temperature or is currently being reset.
All other data	Valid temperature reading, reported as a negative offset from the TCC activation temperature.

# 6.3.2.4 PCIConfigRd()

The PCIConfigRd() command gives sideband read access to the entire PCI configuration space maintained in the processor. This capability does not include support for route-through to downstream devices or sibling processors. The exact listing of supported devices, functions, and registers can be found in the *Intel*® *Xeon*® *Processor 7500 Series Datasheet Volume 2*. PECI originators may conduct a device/function/register enumeration sweep of this space by issuing reads in the same manner that BIOS would. A response of all 1's indicates that the device/function/register is unimplemented.

PCI configuration addresses are constructed as shown in the following diagram. Under normal in-band procedures, the Bus number (including any reserved bits) would be used to direct a read or write to the proper device. Since there is a one-to-one mapping between any given client address and the bus number, any request made with a bad Bus number is ignored and the client will respond with a 'pass' completion code but all 0's in the data. The only legal bus number is 0x00. The client will return all 1's in the data response and 'pass' for the completion code for all of the following conditions:

- Unimplemented Device
- Unimplemented Function
- Unimplemented Register

# Figure 6-13. PCI Configuration Address

31	28	27 20	19	15	14	12	11 0
F	Reserved	Bus		Device	Functio	n	Register



PCI configuration reads may be issued in byte, word, or dword granularities.

# 6.3.2.4.1 Command Format

The PCIConfigRd() format is as follows:

# Write Length: 5


Read Length: 2 (byte data), 3 (word data), 5 (dword data)

# Command: 0xc1

Multi-Domain Support: Yes (see Table 6-15)

**Description**: Returns the data maintained in the PCI configuration space at the PCI configuration address sent. The Read Length dictates the desired data return size. This command supports byte, word, and dword responses as well as a completion code. All command responses are prepended with a completion code that includes additional pass/fail status information. Refer to Section 6.3.4.2 for details regarding completion codes.

# Figure 6-14. PCIConfigRd()



Note that the 4-byte PCI configuration address defined above is sent in standard PECI ordering with LSB first and MSB last.

# 6.3.2.4.2 Supported Responses

The typical client response is a passing FCS, a passing Completion Code (CC) and valid Data. Under some conditions, the client's response will indicate a failure.

# Table 6-7. PCIConfigRd() Response Definition

Response	Meaning
Abort FCS	Illegal command formatting (mismatched RL/WL/Command Code)
CC: 0x40	Command passed, data is valid
CC: 0x80	Error causing a response timeout. Either due to a rare, internal timing condition or a processor RESET or processor S1 state. Retry is appropriate outside of the RESET or S1 states.



# 6.3.2.5 PCIConfigWr()

The PCIConfigWr() command gives sideband write access to the PCI configuration space maintained in the processor. The exact listing of supported devices, functions is defined in the *Intel*® *Xeon*® *Processor 7500 Series Datasheet Volume 2*. PECI originators may conduct a device/function/register enumeration sweep of this space by issuing reads in the same manner that BIOS would.

PCI configuration addresses are constructed as shown in Figure 6-13, and this command is subject to the same address configuration rules as defined in Section 6.3.2.4. PCI configuration reads may be issued in byte, word, or dword granularities.

Because a PCIConfigWr() results in an update to potentially critical registers inside the processor, it includes an Assured Write FCS (AW FCS) byte as part of the write data payload. In the event that the AW FCS mismatches with the client-calculated FCS, the client will abort the write and will always respond with a bad Write FCS.

# 6.3.2.5.1 Command Format

The PCIConfigWr() format is as follows:

Write Length: 7 (byte), 8 (word), 10 (dword)

Read Length: 1

Command: 0xc5

Multi-Domain Support: Yes (see Table 6-15)

**Description**: Writes the data sent to the requested register address. Write Length dictates the desired write granularity. The command always returns a completion code indicating the pass/fail status information. Write commands issued to illegal Bus Numbers, or unimplemented Device / Function / Register addresses are ignored but return a passing completion code. Refer to Section 6.3.4.2 for details regarding completion codes.

# Figure 6-15. PCIConfigWr()

Byte #		0		1		2	3
Byte Definition	Client	Address		ite Length ,0x08,0x10}	R	ead Length 0x01	d Code 0xc5
		4		5		6	7
		LSB		PCI Confi	gura	tion Address	MSB
		8					WL-1
		LSB		Data (1	L, 2 c	or 4 bytes)	MSB
		WL		WL+1		WL+2	WL+3
		AW FO	CS	FCS		Completion Code	FCS



Note that the 4-byte PCI configuration address and data defined above are sent in standard PECI ordering with LSB first and MSB last.

# 6.3.2.5.2 Supported Responses

The typical client response is a passing FCS, a passing Completion Code and valid Data. Under some conditions, the client's response will indicate a failure.

# Table 6-8. PCIConfigWr() Response Definition

Response	Meaning
Bad FCS	Electrical error or AW FCS failure
Abort FCS	Illegal command formatting (mismatched RL/WL/Command Code)
CC: 0x40	Command passed, data is valid
CC: 0x80	Error causing a response timeout. Either due to a rare, internal timing condition or a processor RESET condition or processor S1 state. Retry is appropriate outside of the RESET or S1 states.

# 6.3.2.6 Mailbox

The PECI mailbox ("Mbx") is a generic interface to access a wide variety of internal processor states. A Mailbox request consists of sending a 1-byte request type and 4-byte data to the processor, followed by a 4-byte read of the response data. The following sections describe the Mailbox capabilities as well as the usage semantics for the MbxSend and MbxGet commands which are used to send and receive data.

# 6.3.2.6.1 Capabilities

# Table 6-9. Mailbox Command Summary (Sheet 1 of 2)

Command Name	Request Type Code (byte)	MbxSend Data (dword)	MbxGet Data (dword)	Description
Ping	0x00	0x00	0x00	Verify the operability / existence of the Mailbox.
Thermal Status Read/Clear	0x01	Log bit clear mask	Thermal Status Register	Read the thermal status register and optionally clear any log bits. The thermal status has status and log bits indicating the state of processor TCC activation, external FORCEPR_N assertion, and Critical Temperature threshold crossings.
Counter Snapshot	0x03	0x00	0x00	Snapshots all PECI-based counters
Counter Clear	0x04	0x00	0x00	Concurrently clear and restart all counters.
Counter Read	0x05	Counter Number	Counter Data	Returns the counter number requested. 0: Total reference time 1: Total TCC Activation time counter
Icc-TDC Read	0x06	0x00	Icc-TDC	Returns the specified Icc-TDC of this part, in Amps.
Thermal Config Data Read	0x07	0×00	Thermal config data	Reads the thermal averaging constant.
Thermal Config Data Write	0x08	Thermal Config Data	0x00	Writes the thermal averaging constant.
Tcontrol Read	0x09	0x00	Tcontrol	Reads the fan speed control reference temperature, Tcontrol, in PECI temperature format.
T-state Throttling Control Read	0xB	0x00	ACPI T-state Control Word	Reads the PECI ACPI T-state throttling control word.



Command Name	Request Type Code (byte)	MbxSend Data (dword)	MbxGet Data (dword)	Description
T-state Throttling Control Write	0xC	ACPI T- state Control Word	0x00	Writes the PECI ACPI T-state throttling control word.
Average Temperature Read	0x21	0x00	Average Temperature Value	Intel Xeon Processor E7-8800/4800/2800 Product Families processor only: Reads the average temperature of all cores in PECI temperature format.
Get Uncore Temperature	0x22	0x00	Get _Uncore_ Temp	Reads the uncore temperature in PECI format.
Write P-state limit	0x23	0x00	WRITE_P_STA TE_LIMIT	Sets an upper limit for P-state frequency ratio.
Read P-state limit	0x24	0x00	READ_P_STAT E_LIMIT	Reads the programmed P-state limit if set.

Table 6-9.Mailbox Command Summary (Sheet 2 of 2)

Any MbxSend request with a request type not defined in Table 6-9 will result in a failing completion code.

More detailed command definitions follow.

# 6.3.2.6.2 Ping

The Mailbox interface may be checked by issuing a Mailbox 'Ping' command. If the command returns a passing completion code, it is functional. Under normal operating conditions, the Mailbox Ping command should always pass.

### 6.3.2.6.3 Thermal Status Read / Clear

The Thermal Status Read provides information on package level thermal status. Data includes:

- The status of TCC activation / PROCHOT\_N output
- FORCEPR\_N input
- Critical Temperature


These status bits are a subset of the bits defined in the IA32\_THERM\_STATUS MSR on the processor, and more details on the meaning of these bits may be found in the *Intel® 64 and IA-32 Architectures Software Developer's Manual*, Vol. 3B.

Both status and sticky log bits are managed in this status word. All sticky log bits are set upon a rising edge of the associated status bit, and the log bits are cleared only by Thermal Status reads or a processor reset. A read of the Thermal Status Word always includes a log bit clear mask that allows the host to clear any or all log bits that it is interested in tracking.

A bit set to 0b0 in the log bit clear mask will result in clearing the associated log bit. If a mask bit is set to 0b0 and that bit is not a legal mask, a failing completion code will be returned. A bit set to 0b1 is ignored and results in no change to any sticky log bits. For example, to clear the TCC Activation Log bit and retain all other log bits, the Thermal Status Read should send a mask of 0xFFFFFFD.







# 6.3.2.6.4 Counter Snapshot / Read / Clear

A reference time and 'Thermally Constrained' time are managed in the processor. These two counters are managed via the Mailbox. These counters are valuable for detecting thermal runaway conditions where the TCC activation duty cycle reaches excessive levels.

The counters may be simultaneously snapshot, simultaneously cleared, or independently read. The simultaneous snapshot capability is provided in order to guarantee concurrent reads even with significant read latency over the PECI bus. Each counter is 32-bits wide.

# Table 6-10. Counter Definition

Counter Name	Counter Number	Definition
Total Time	0x00	Counts the total time the processor has been executing with a resolution of approximately 1ms. This counter wraps at 32 bits.
Thermally Constrained Time	0x01	Counts the total time the processor has been operating at a lowered performance due to TCC activation. This timer includes the time required to ramp back up to the original P-state target after TCC activation expires. This timer does not include TCC activation time as a result of an external assertion of FORCEPR_N.

### 6.3.2.6.5 Icc-TDC Read

Icc-TDC is the Intel Xeon Processor E7-8800/4800/2800 Product Families processor TDC current draw specification. This data may be used to confirm matching Icc profiles of processors in MP configurations. It may also be used during the processor boot sequence to verify processor compatibility with motherboard Icc delivery capabilities.

This command returns Icc-TDC in units of 1 Amp.

# 6.3.2.6.6 Thermal Data Config Read / Write

The Thermal Data Configuration register allows the PECI host to control the window over which thermal data is filtered. The default window is 256 ms. The host may configure this window by writing a Thermal Filtering Constant as a power of two. E.g., sending a value of 9 results in a filtering window of  $2^9$  or 512 ms.



# Figure 6-17. Thermal Data Configuration Register

3	43 0	
Reserved		
Thermal Filter Const ———		

# 6.3.2.6.7 TCONTROL Read

TCONTROL is used for fan speed control management. The TCONTROL limit may be read over PECI using this Mailbox function. Unlike the in-band MSR interface, this TCONTROL value is already adjusted to be in the native PECI temperature format of a 2-byte, 2's complement number.

# 6.3.2.6.8 T-state Throttling Control Read / Write

PECI offers the ability to enable and configure ACPI T-state (core clock modulation) throttling. ACPI T-state throttling forces all CPU cores into duty cycle clock modulation where the core toggles between C0 (clocks on) and C1 (clocks off) states at the specified duty cycle. This throttling reduces CPU performance to the duty cycle specified and, more importantly, results in processor power reduction.

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor supports software initiated T-state throttling and automatic T-state throttling as part of the internal Thermal Monitor response mechanism (upon TCC activation). The PECI T-state throttling control register read/write capability is managed only in the PECI domain. Inband software may not manipulate or read the PECI T-state control setting. In the event that multiple agents are requesting T-state throttling simultaneously, the CPU always gives priority to the lowest power setting, or the numerically lowest duty cycle.

On Intel Xeon Processor E7-8800/4800/2800 Product Families processors, the only supported duty cycle is 12.5% (12.5% clocks on, 87.5% clocks off). It is expected that T-state throttling will be engaged only under emergency thermal or power conditions. Future products may support more duty cycles, as defined in the following table:


Duty Cycle Code	Definition
0x0	Undefined
0x1	12.5% clocks on / 87.5% clocks off
0x2	25% clocks on / 75% clocks off
0x3	37.5% clocks on / 62.5% clocks off
0x4	50% clocks on / 50% clocks off
0x5	62.5% clocks on / 37.5% clocks off
0x6	75% clocks on / 25% clocks off
0x7	87.5% clocks on / 12.5% clocks off

# Table 6-11. ACPI T-state Duty Cycle Definition



The T-state control word is defined as follows:

# Figure 6-18. ACPI T-state Throttling Control Read / Write Definition



# 6.3.2.6.9 Average Temperature Read

The Average Temperature Read mailbox command implemented by Intel® Xeon® processor 7500 series provides an alternative temperature assessment to that provided by the GetTemp() PECI command. Where GetTemp() returns the average of the hottest sense points on the processor, the Average Temp Read returns the average of all core temperature sense points. The values from each sensor are averaged and filtered. The data is returned as a negative value representing the number of degrees centigrade below the Thermal Control Circuit Activation temperature of the PECI device

# 6.3.2.6.10 Get Uncore Temperature

The Get Uncore Temperature command implemented by the processor is used to retrieve the uncore temperature from a target PECI address. The temperature can be used as an added input to the external thermal management system to regulate the temperature on the die. The data is returned as a negative value representing the number of degrees centigrade below the Thermal Control Circuit Activation temperature of the PECI device. Note that a value of zero represents the temperature at which the Thermal Control Circuit activates. The actual value that the thermal management system uses as a control set point (Tcontrol) is also defined as a negative number below the Thermal Control Circuit Activation temperature.

# 6.3.2.6.11 Write P-State Limit

This command creates a P-state frequency upper limit for OS requested P-states per socket. The default value for this variable will correspond to P0 for Intel Xeon Processor E7-8800/4800/2800 Product Families processors which support Intel Turbo Boost Technology, and P1 for the remaining Intel Xeon Processor E7-8800/4800/2800 Product Families processors. Any request for a frequency greater than P1 will be taken as a request to have all available P-states enabled.

Depending on the current package operating state, using this function may lead to a P-state transition.

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor expects a mailbox sideband limit request as a core clock multiplier ratio corresponding to a valid P-state defined in the ACPI table (ACPI table is visible to PECI Host Controller).

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor supports clock ratios between MaxNonTurboRatio (P1)+1 and MaxEfficiencyRatio (Pn) as allowable P-state requests, but it may expose only selective clock ratios as valid P-states in the ACPI table.



Should a requested value be below Pn, it will be clamped at Pn. Should a requested value be greater than P1, the value will be clipped to P1+1 for those Intel Xeon Processor E7-8800/4800/2800 Product Families processors which support Intel Turbo Boost Technology, and P1 for those which do not.

This setting is persistent across warm resets.

# 6.3.2.6.12 Read P-State Limit

This mailbox command is used by the PECI host to read out a socket's current sideband P-state frequency ratio upper limit. If the value written is greater than allowed by the ACPI table, the largest legal value will be returned. If the value written is lower than allowed by the ACPI table, the lowest legal value will be returned. A value of P1+1 indicates enabling of all available P-states.

# 6.3.2.7 MbxSend()


The MbxSend() command is utilized for sending requests to the generic Mailbox interface. Those requests are in turn serviced by the processor with some nominal latency and the result is deposited in the mailbox for reading. MbxGet() is used to retrieve the response and details are documented in Section 6.3.2.8.

The details of processor mailbox capabilities are described in Section 6.3.2.6.1, and many of the fundamental concepts of Mailbox ownership, release, and management are discussed in Section 6.3.2.9.

# 6.3.2.7.1 Write Data

Regardless of the function of the mailbox command, a request type modifier and 4-byte data payload must be sent. For Mailbox commands where the 4-byte data field is not applicable (for example, the command is a read), the data written should be all zeroes.

### Figure 6-19. MbxSend() Command Data Format



Because a particular MbxSend() command may specify an update to potentially critical registers inside the processor, it includes an Assured Write FCS (AW FCS) byte as part of the write data payload. In the event that the AW FCS mismatches with the client-calculated FCS, the client will abort the write and will always respond with a bad Write FCS.

# 6.3.2.7.2 Command Format

The MbxSend() format is as follows:

Write Length: 7

Read Length: 1


Command: 0xd1

Multi-Domain Support: Yes (see Table 6-15)



**Description**: Deposits the Request Type and associated 4-byte data in the Mailbox interface and returns a completion code byte with the details of the execution results. Refer to Section 6.3.4.2 for completion code definitions.

# Figure 6-20. MbxSend()



Note that the 4-byte data defined above is sent in standard PECI ordering with LSB first and MSB last.

# Table 6-12. MbxSend() Response Definition

Response	Meaning	
Bad FCS	Electrical error	
CC: 0x4X Semaphore is granted with a Transaction ID of 'X'		
CC: 0x80	Error causing a response timeout. Either due to a rare, internal timing condition or a processor RESET condition or processor S1 state. Retry is appropriate outside of the RESET or S1 states.	
CC: 0x86	Mailbox interface is unavailable or busy	

If the MbxSend() response returns a bad Read FCS, the completion code can't be trusted and the semaphore may or may not be taken. In order to clean out the interface, an MbxGet() must be issued and the response data should be discarded.

# 6.3.2.8 MbxGet()

The MbxGet() command is utilized for retrieving response data from the generic Mailbox interface as well as for unlocking the acquired mailbox. Please refer to Section 6.3.2.7 for details regarding the MbxSend() command. Many of the fundamental concepts of Mailbox ownership, release, and management are discussed in Section 6.3.2.9.

# 6.3.2.8.1 Write Data

The MbxGet() command is designed to retrieve response data from a previously deposited request. In order to guarantee alignment between the temporally separated request (MbxSend) and response (MbxGet) commands, the originally granted Transaction ID (sent as part of the passing MbxSend() completion code) must be issued as part of the MbxGet() request.



Any mailbox request made with an illegal or unlocked Transaction ID will get a failed completion code response. If the Transaction ID matches an outstanding transaction ID associated with a locked mailbox, the command will complete successfully and the response data will be returned to the originator.

Unlike MbxSend(), no Assured Write protocol is necessary for this command because this is a read-only function.

# 6.3.2.8.2 Command Format

The MbxGet() format is as follows:

Write Length: 2


Read Length: 5

Command: 0xd5

# Multi-Domain Support: Yes (see Table 6-15)

**Description**: Retrieves response data from mailbox and unlocks / releases that mailbox resource.

# Figure 6-21. MbxGet()



Note that the 4-byte data response defined above is sent in standard PECI ordering with LSB first and MSB last.

# Table 6-13. MbxGet() Response Definition

Response	Meaning
Aborted Write FCS	Response data is not ready. Command retry is appropriate.
CC: 0x40	Command passed, data is valid
CC: 0x80	Error causing a response timeout. Either due to a rare, internal timing condition or a processor RESET condition or processor S1 state. Retry is appropriate outside of the RESET or S1 states.
CC: 0x81	Thermal configuration data was malformed or exceeded limits.
CC: 0x82	Thermal status mask is illegal
CC: 0x83	Invalid counter select
CC: 0x84	Invalid Machine Check Bank or Index



# Table 6-13. MbxGet() Response Definition

Response	Meaning
CC: 0x85	Failure due to lack of Mailbox lock or invalid Transaction ID
CC: 0x86	Mailbox interface is unavailable or busy
CC: 0xFF	Unknown/Invalid Mailbox Request

# 6.3.2.9 Mailbox Usage Definition

# 6.3.2.9.1 Acquiring the Mailbox

The MbxSend() command is used to acquire control of the PECI mailbox and issue information regarding the specific request. The completion code response indicates whether or not the originator has acquired a lock on the mailbox, and that completion code always specifies the Transaction ID associated with that lock (see Section 6.3.2.9.2).

Once a mailbox has been acquired by an originating agent, future requests to acquire that mailbox will be denied with an 'interface busy' completion code response.

The lock on a mailbox is not achieved until the last bit of the MbxSend() Read FCS is transferred (in other words, it is not committed until the command completes). If the host aborts the command at any time prior to that bit transmission, the mailbox lock will be lost and it will remain available for any other agent to take control.

### 6.3.2.9.2 Transaction ID

For all MbxSend() commands that complete successfully, the passing completion code (0x4X) includes a 4-bit Transaction ID ('X'). That ID is the key to the mailbox and must be sent when retrieving response data and releasing the lock by using the MbxGet() command.

The Transaction ID is generated internally by the processor and has no relationship to the originator of the request. On Intel Xeon Processor E7-8800/4800/2800 Product Families processors, only a single outstanding Transaction ID is supported. Therefore, it is recommended that all devices requesting actions or data from the Mailbox complete their requests and release their semaphore in a timely manner.

In order to accommodate future designs, software or hardware utilizing the PECI mailbox must be capable of supporting Transaction IDs between 0 and 15.

### 6.3.2.9.3 Releasing the Mailbox

The mailbox associated with a particular Transaction ID is only unlocked / released upon successful transmission of the last bit of the Read FCS. If the originator aborts the transaction prior to transmission of this bit (presumably due to an FCS failure), the semaphore is maintained and the MbxGet() command may be retried.

# 6.3.2.9.4 Mailbox Timeouts

The mailbox is a shared resource that can result in artificial bandwidth conflicts among multiple querying processes that are sharing the same originator interface. The interface response time is quick, and with rare exception, back to back MbxSend() and MbxGet() commands should result in successful execution of the request and release of the mailbox. In order to guarantee timely retrieval of response data and mailbox release, the mailbox semaphore has a timeout policy. If the PECI bus has a cumulative '0 time of 1ms since the semaphore was acquired, the semaphore is automatically



cleared. In the event that this timeout occurs, the originating agent will receive a failed completion code upon issuing a MbxGet() command, or even worse, it may receive corrupt data if this MbxGet() command so happens to be interleaved with an MbxSend() from another process. Please refer to Table 6-13 for more information regarding failed completion codes from MbxGet() commands.

Timeouts are undesirable, and the best way to avoid them and guarantee valid data is for the originating agent to always issue MbxGet() commands immediately following MbxSend() commands.

Alternately, mailbox timeout can be disabled. The BIOS may write MSR MISC\_POWER\_MGMT (0x1AA), bit 11 to 0b1 in order to force a disable of this automatic timeout.

# 6.3.2.9.5 Response Latency

The PECI mailbox interface is designed to have response data available within plenty of margin to allow for back-to-back MbxSend() and MbxGet() requests. However, under rare circumstances that are out of the scope of this specification, it is possible that the response data is not available when the MbxGet() command is issued. Under these circumstances, the MbxGet() command will respond with an Abort FCS and the originator should re-issue the MbxGet() request.

# 6.3.3 Multi-Domain Commands

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor does not support multiple domains, but it is possible that future products will, and the following tables are included as a reference for domain-specific definitions.

# Table 6-14. Domain ID Definition

Domain ID	Domain Number
0b01	0
0b10	1

# Table 6-15. Multi-Domain Command Code Reference

Command Name	Domain 0 Code	Domain 1 Code		
GetTemp()	0x01	0x02		
PCIConfigRd()	0xC1	0xC2		
PCIConfigWr()	0xC5	0xC6		
MbxSend()	0xD1	0xD2		
MbxGet()	0xD5	0xD6		

# 6.3.4 Client Responses

# 6.3.4.1 Abort FCS

The Client responds with an Abort FCS under the following conditions:

- The decoded command is not understood or not supported on this processor (this includes good command codes with bad Read Length or Write Length bytes).
- Data is not ready.



 Assured Write FCS (AW FCS) failure. Note that under most circumstances, an Assured Write failure will appear as a bad FCS. However, when an originator issues a poorly formatted command with a miscalculated AW FCS, the client will intentionally abort the FCS in order to guarantee originator notification.

# 6.3.4.2 Completion Codes

Some PECI commands respond with a completion code byte. These codes are designed to communicate the pass/fail status of the command and also provide more detailed information regarding the class of pass or fail. For all commands listed in Section 6.3.2 that support completion codes, each command's completion codes is listed in its respective section. What follows are some generalizations regarding completion codes.

An originator that is decoding these commands can apply a simple mask to determine pass or fail. Bit 7 is always set on a failed command, and is cleared on a passing command.

# Table 6-16. Completion Code Pass/Fail Mask

0xxx xxxxb	Command passed
1xxx xxxxb	Command failed

# Table 6-17. Device Specific Completion Code (CC) Definition

Completion Code	Description
0x000x3F	Device specific pass code
0x40	Command Passed
0x4X	Command passed with a transaction ID of 'X' (0x40   Transaction_ID[3:0])
0x500x7F	Device specific pass code
CC: 0x80	Error causing a response timeout. Either due to a rare, internal timing condition or a processor RESET condition or processor S1 state. Retry is appropriate outside of the RESET or S1 states.
CC: 0x81	Thermal configuration data was malformed or exceeded limits.
CC: 0x82	Thermal status mask is illegal
CC: 0x83	Invalid counter select
CC: 0x84	Invalid Machine Check Bank or Index
CC: 0x85	Failure due to lack of Mailbox lock or invalid Transaction ID
CC: 0x86	Mailbox interface is unavailable or busy
CC:0xFF	Unknown/Invalid Mailbox Request

Note:

e: The codes explicitly defined in this table may be useful in PECI originator response algorithms. All reserved or undefined codes may be generated by a PECI client device, and the originating agent must be capable of tolerating any code. The Pass/Fail mask defined in Table 6-16 applies to all codes and general response policies may be based on that limited information.

# 6.3.5 Originator Responses

The simplest policy that an originator may employ in response to receipt of a failing completion code is to retry the request. However, certain completion codes or FCS responses are indicative of an error in command encoding and a retry will not result in a different response from the client. Furthermore, the message originator must have a response policy in the event of successive failure responses.



Refer to the definition of each command in Section 6.3.2 for a specific definition of possible command codes or FCS responses for a given command. The following response policy definition is generic, and more advanced response policies may be employed at the discretion of the originator developer.

# Table 6-18. Originator Response Guidelines

Response After 1 Attempt		After 3 attempts					
Bad FCS	Retry	Fail with PECI client device error					
Abort FCS	Retry	Fail with PECI client device error. May be due to illegal command codes.					
CC: Fail	Retry	Either the PECI client doesn't support the current command code, or it has failed in its attempts to construct a response.					
None (all 0's)	Force bus idle (1ms low), retry	Fail with PECI client device error. Client may be dead or otherwise non-responsive (in RESET or S1, for example).					
CC: Pass	Pass	n/a					
Good FCS Pass		n/a					

# 6.3.6 Temperature Data

# 6.3.6.1 Format

The temperature is formatted in a 16-bit, 2's complement value representing a number of 1/64 degrees centigrade. This format allows temperatures in a range of  $\pm$ 512°C to be reported to approximately a 0.016°C resolution.

# Figure 6-22. Temperature Sensor Data Format

MSB Upper	SB oper nibble		MSB Lower nibble					LSB Upper nibble				LSB Lower nibble						
S	х	х	х		х	х	х	х		х	х	х	х		х	х	х	x
Sign	Integer Value (0-511)							Fra	actiona	l Value	(~0.01	16)						

# 6.3.6.2 Interpretation

The resolution of the processor's Digital Thermal Sensor (DTS) is approximately 1°C, which can be confirmed by a RDMSR from IA32\_THERM\_STATUS MSR (0x19C) where it is architecturally defined. PECI temperatures are sent through a configurable low-pass filter prior to delivery in the GetTemp() response data. The output of this filter produces temperatures at the full 1/64°C resolution even though the DTS itself is not this accurate.

Temperature readings from the processor are always negative in a 2's complement format, and imply an offset from the reference TCC activation temperature. As an example, assume that the TCC activation temperature reference is 100°C. A PECI thermal reading of -10 indicates that the processor is running approximately 10°C below the TCC activation temperature, or 90°C. PECI temperature readings are not reliable at temperatures above TCC activation (since the processor is operating out of specification at this temperature). Therefore, the readings are never positive.

# 6.3.6.3 Temperature Filtering

The processor digital thermal sensor (DTS) provides an improved capability to monitor device hot spots, which inherently leads to more varying temperature readings over short time intervals. Coupled with the fact that typical fan speed controllers may only read temperatures at 4 Hz, it is necessary for the thermal readings to reflect thermal



trends and not instantaneous readings. Therefore, PECI supports a configurable lowpass temperature filtering function. By default, this filter results in a thermal reading that is a moving average of 256 samples taken at approximately 1msec intervals. This filter's depth, or smoothing factor, may be configured to between 1 sample and 1024 samples, in powers of 2. See the following equation for reference where the configurable variable is 'X'.

# $T_{N} = T_{N-1} + 1/2^{X} * (T_{SAMPLE} - T_{N-1})$

Refer to Section 6.3.2.6.6 for the definition of the thermal configuration command.

# 6.3.6.4 Reserved Values

Several values well out of the operational range are reserved to signal temperature sensor errors. These are summarized in the following table:

# Table 6-19. Error Codes and Descriptions

Error Code	Description
0x8000	General Sensor Error (GSE)

# 6.3.7 Client Management

# 6.3.7.1 **Power-up Sequencing**

The PECI client is fully reset during processor RESET\_N assertion. This means that any transactions on the bus will be completely ignored, and the host will read the response from the client as all zeroes. After processor RESET\_N deassertion, the Intel Xeon Processor E7-8800/4800/2800 Product Families processor PECI client is operational enough to participate in timing negotiations and respond with reasonable data. However, the client data is not guaranteed to be fully populated until approximately 500  $\mu$ S after processor RESET\_N is deasserted. Until that time, data may not be ready for all commands. Note that PECI commands may time out frequently during boot. The client responses to each command are as follows:


# Table 6-20. PECI Client Response During Power-Up (During 'Data Not Ready')

Command	Response			
Ping()	Fully functional			
GetDIB()	Fully functional			
GetTemp()	Client responds with a 'hot' reading, or 0x0000			
PCIConfigRd()	Fully functional			
PCIConfigWr()	Fully functional			
MbxSend()	Fully functional			
MbxGet()	Client responds with Abort FCS (if MbxSend() has been previously issued)			

In the event that the processor is tri-stated using power-on-configuration controls, the PECI client will also be tri-stated. Processor tri-state controls are described in Chapter 7.



# Figure 6-23. PECI Power-up Timeline



# 6.3.7.2 Device Discovery

The PECI client is available on all processors, and positive identification of the PECI revision number can be achieved by issuing the GetDIB() command. Please refer to Section 6.3.2.2 for details on GetDIB response formatting.

# 6.3.7.3 Client Addressing

The PECI client assumes a default base address of 0x30. There are three SKT\_ID# strapping pins that are used to strap each PECI socket to a different node ID (in addition to defining the processor's socket ID). Since SKT\_ID# is active low, strapping a pin to ground results in value of 1 for that bit of the client ID, and strapping to Vio results in a value of 0 for that bit. The Intel Xeon processor 7500 series client addresses can therefore be strapped for values 0x30 through 0x37. These package pin straps are evaluated at the assertion of VCCPWRGOOD.

The client address may not be changed after VCCPWRGOOD assertion, until the next power cycle on the processor. Removal of a processor from its socket or tri-stating a processor in a MP configuration will have no impact to the remaining non-tri-stated PECI client address.

# 6.3.7.4 C-States

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor PECI client is fully functional under all core and package C-states. Support for package C-states is a function of processor SKU and platform capabilities.

Because the Intel Xeon Processor E7-8800/4800/2800 Product Families processor takes aggressive power savings actions under the deepest C-states, PECI requests may have an impact to platform power. The impact is documented below:

- Ping(), GetDIB(), GetTemp() and MbxGet() have no measurable impact on processor power under C-states.
- MbxSend(), PCIConfigRd() and PCIConfigWr() usage under package C-states may
  result in increased power consumption because the processor must temporarily
  return to a C0 state in order to execute the request. The exact power impact of a



pop-up to CO varies by product SKU, the C-state from which the pop-up is initiated, and the negotiated  $\rm T_{BIT}$ 

# Table 6-21. Power Impact of PECI Commands vs. C-states

Command	Power Impact			
Ping()	Not measurable			
GetDIB()	Not measurable			
GetTemp()	Not measurable			
PCIConfigRd()	Requires a package 'pop-up' to a C0 state			
PCIConfigWr()	Requires a package 'pop-up' to a C0 state			
MbxSend()	Requires a package 'pop-up' to a C0 state			
MbxGet()	Not measurable			

# 6.3.7.5 S-States

The PECI client is always guaranteed to be operational under S0 and S1 sleep states. Under S3 and deeper sleep states, the PECI client response is undefined and, therefore, unreliable.

# Table 6-22. PECI Client Response During S1

Command	Response	
Ping()	Fully functional	
GetDIB()	Fully functional	
GetTemp()	Fully functional	
PCIConfigRd()	Fully functional	
PCIConfigWr()	Fully functional	
MbxSend()	Fully functional	
MbxGet()	Fully functional	

# 6.3.7.6 Processor Reset

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor PECI client is fully reset on all RESET\_N assertions. Upon deassertion of RESET\_N, where power is maintained to the processor (otherwise known as a 'warm reset'), the following are true:

- The PECI client assumes a bus Idle state.
- The Thermal Filtering Constant is retained.
- The GetTemp() reading resets to 0x0000.
- Any transaction in progress is aborted by the client (as measured by the client no longer participating in the response).
- The processor client is otherwise reset to a default configuration.




**Thermal Specifications** 



# 7.1 Introduction

The Intel Xeon Processor E7-8800/4800/2800 Product Families processor package includes PECI 2.0, TAP and SMBus interfaces which allow access to processor's package information. The processor die is connected to the PECI2.0 and TAP, and these interfaces can be used for access to the configuration registers of the processor. The processor Information ROM (PIROM) and scratch EEROM, are accessed via the SMBus connection.

#### Figure 7-1. Logical Schematic of Intel<sup>®</sup> Xeon<sup>®</sup> Processor E7-8800/4800/2800 Product Families Package



Note:

Actual implementation may vary. This figure is provided to offer a general understanding of the architecture.



# 7.2 Clock Control and Low Power States

The processor supports low power states at the individual thread, core, and package level for optimal power management.

# 7.2.1 Processor C-State Power Specifications

Table 7-1 lists C-State power specifications for various Intel Xeon Processor E7-8800/4800/2800 Product Families processor SKUs.

## Table 7-1. Processor C-State Power Specifications

Package C-State <sup>1</sup>	Intel Xeon Processor E7-8800/4800/2800 Product Families processor 130W	Intel Xeon Processor E7-8800/4800/2800 Product Families processor 105W	Intel Xeon Processor E7-8800/4800/2800 Product Families processor 95W
C1E	56	54	54
C3	36	35	35
C6	31	29	29

Notes:

1. Values are with all cores in the specified C-State.

# 7.3 Sideband Access to Processor Information ROM via SMBus

# 7.3.1 **Processor Information ROM**

Offset/ Section	# of Bits	Function	Notes	Examples	
Header					
00h	8	Data Format Revision	Two 4-bit hex digits	Start with 00h	
01-02h	16	PIROM Size	Size in bytes (MSB first)	Use a decimal to hex transfer; 128 bytes = 0080h:	
03h	8	Processor Data Address	Byte pointer, 00h if not present	0Eh	
04h	8	Processor Core Data Address	Byte pointer, 00h if not present	1Bh	
05h	8	Processor Uncore Data Address	Byte pointer, 00h if not present	2A	
06h	8	Package Data Address	Byte pointer, 00h if not present	4Ch	
07h	8	Part Number Data Address	Byte pointer, 00h if not present	54h	
08h	8	Thermal Reference Data Address	Byte pointer, 00h if not present	66h	
09h	8	Feature Data Address	Byte pointer, 00h if not present	6Ch	
0Ah	8	Other Data Address	Byte pointer, 00h if not present	77h	
0B-0Ch	16	Reserved	Reserved for future use	0000h	
0Dh	8	Checksum	1 byte checksum	Add up by byte and take 2's complement	
Processor	Data			·	
0E-13h	48	S-spec Number	Six 8-bit ASCII characters		
14h	7/1	Sample/Production	First seven bits reserved	0b = Sample, 1b = Production 00000001 = production	
15	6	Number of Cores	[7:2] = Number of cores	00100010 = 8 cores with 2 threads	
	2	Number of Threads	[1:0] = Threads per core	each	
16-17h	16	System Bus Speed	Us Speed Four 4-bit hex digits (Mhz) $0133h = 133 \text{ MHz}^1$		
18-19	16	Reserved	Reserved for future use	0000h	



Offset/ Section	# of Bits	Function	Notes	Examples
1Ah	8	Checksum	1 byte checksum	Add up by byte and take 2's complement
Processor	Core D	Data		
1B-1Ch	16	CPUID	Four 4-bit hex digits	
1D-1Eh	16	Reserved	Reserved for future use	0000h
1F-20h	16	Maximum P1 Core Frequency	Non-Turbo Boost (Mhz) Four 4-bit hex digits (Mhz)	2000h = 2000 MHz <sup>1</sup>
21-22h	16	Maximum P0 Core Frequency	Turbo Boost (Mhz) Four 4-bit hex digits (Mhz)	2400h = 2400 MHz <sup>1</sup>
23-24h	16	Maximum Core Voltage ID	Four 4-bit hex digits (mV)	$1500h = 1500 \text{ mV}^1$
25-26h	16	Minimum Core Voltage ID	Four 4-bit hex digits (mV)	$1000h = 1000 \text{ mV}^1$
27h	8	Core Voltage Tolerance, High	Allowable positive DC shift Two 4-bit hex digits (mV)	15h = 15mV <sup>1</sup>
28h	8	Core Voltage Tolerance, Low	Allowable negative DC shift Two 4-bit hex digits (mV)	15h = 15mV <sup>1</sup>
29h	8	Checksum	1 byte checksum	Add up by byte and take 2's complement
Processor	Uncor	e Data		
2A-2Bh	16	Maximum Intel QPI Link Transfer Rate	Four 4-bit hex digits (in MT/s)	6400h = 6400 MT/s <sup>1</sup> 5866h = 5866 MT/s <sup>1</sup>
2C-2Dh	16	Minimum Intel QPI Link Transfer Rate	Four 4-bit hex digits (in MT/s)	4800h = 4800 MT/s <sup>1</sup>
2E-31h	32	Intel QPI Version Number	Four 8-bit ASCII Characters	01.0
32h	7/1	Intel TXT	First seven bits reserved	00000001 = supported 00000000 = unsupported
33-34h	16	Maximum Intel SMI Transfer Rate	Four 4-bit hex digits (in MT/s)	6400h = 6400 MT/s <sup>1</sup> 5866h = 5866 MT/s
35-36h	16	Minimum Intel SMI Transfer Rate	Four 4-bit hex digits (in MT/s)	4800h = 4800 MT/s <sup>1</sup>
37-38h	16	VIO Voltage ID	Four 4-bit hex digits (mV)	1125h = 1125 mV <sup>1</sup>
39h	8	VIO Voltage Tolerance, High	Edge finger tolerance Two 4-bit hex digits (mV)	15h = 15 mV <sup>1</sup>
3Ah	8	VIO Voltage Tolerance, Low	Edge finger tolerance Two 4-bit hex digits (mV)	15h = 15 mV <sup>1</sup>
3B-3Eh	32	Reserved	Reserved for future use	0000000h
3F-40h	16	L2 Cache Size	Decimal (Kb) Per CPU Core	0100h = 256 Kb
41-42h	16	L3 Cache Size	Decimal (Kb)	6000h = 24576 Kb, 4800h = 18432 Kb, 3000h = 12288 Kb
43-44	16	Cache Voltage ID	Four 4-bit hex digits (mV)	1500h = 1500 mV <sup>1</sup>
45h	8	Cache Voltage Tolerance, High	Allowable positive DC shift Two 4-bit hex digits (mV)	15h = 15 mV <sup>1</sup>
46h	8	Cache Voltage Tolerance, Low	Allowable negative DC shift Two 4-bit hex digits (mV)	15h = 15 mV <sup>1</sup>
47-4Ah	32	Reserved	Reserved for future use	0000000h
4Bh	8	Checksum	1 byte checksum	Add up by byte and take 2's complement.
Package	-			
4C-4Fh	32	Package Revision	Four 8-bit ASCII characters	01.0
50h	6/2	Substrate Revision Software ID	First 6 bits reserved	000000**
51-52h	16	Reserved	Reserved for future use	0000h
53h	8	Checksum	1 byte checksum	Add up by byte and take 2's complement.



Offset/ Section	# of Bits	Function	Notes	Examples
Part Num	bers			
54-5Ah	56	Processor Family Number	Seven 8-bit ASCII characters	AT80604
5B-62h	64	Processor SKU Number	Seven 8-bit ASCII characters	003771AA
63-64h	3-64h 16 Reserved Reserved for future use		Reserved for future use	0000h
65h	8	Checksum	1 byte checksum	Add up by byte and take 2's complement.
Thermal F	Referen	ce		
66h	8	Recommended THERMALERT_N assertion threshold value	MSB is Reserved	$0h = 0C^1$
67h	8	Thermal calibration offset value	MSB is Reserved	$0h = 0C^{1}$
68h	8	T <sub>CASE</sub> Maximum	Maximum case temperature Two 4-bit hex digits (mV)	$69h = 69°C^1$
69-6Ah	16	Thermal Design Power	Four 4-bit hex digits (in Watts)	$0130h = 130 \text{ Watts}^1$
6Bh	8	Checksum	1 byte checksum	Add up by byte and take 2's complement.
Features				·
6C-6Fh	32	Processor Core Feature Flags	From CPUID function 1, EDX contents	4387FBFFh
70h	8	Processor Feature Flags	Eight features - Binary 1 indicates functional feature	10001101
71h	8	Additional Processor Feature Flags	Eight additional features - Binary 1 indicates functional feature	01110101
72	6/2	Multiprocessor Support	00b = UP, 01b = DP, 10b = S2S, 11b = MP/SMS	00000011 = MP/SMS
73h	4/4	Number of Devices in TAP Chain	First four bits reserved One 4-bit hex digit - Bits	*0h <sup>1</sup>
74-75h	16	Reserved	Reserved for future use	0000h
76h	8	Checksum	1 byte checksum	Add up by byte and take 2's complement.
Other				
77-7Eh	64	Processor Serial/Electronic Signature	Coded binary	N/A
7Fh	8	Checksum	1 byte checksum	Add up by byte and take 2's complement.

Notes:

1. Uses Binary Coded Decimal (BCD) translation.

# 7.3.2 Scratch EEPROM

Also available in the memory component on the processor SMBus is an EEPROM which may be used for other data at the system or processor vendor's discretion. The data in this EEPROM, once programmed, can be write-protected by asserting the active-high SM\_WP signal. This signal has a weak pull-down ( $10 \text{ k}\Omega$ ) to allow the EEPROM to be programmed in systems with no implementation of this signal. The Scratch EEPROM resides in the upper half of the memory component (addresses 80 - FFh). The lower half comprises the Processor Information ROM (addresses 00 - 7Fh), which is permanently write-protected by Intel.

# 7.3.3 PIROM and Scratch EEPROM Supported SMBus Transactions

The PIROM responds to two SMBus packet types: Read Byte and Write Byte. However, since the PIROM is write-protected, it will acknowledge a Write Byte command but ignore the data. The Scratch EEPROM responds to Read Byte and Write Byte commands. Table 7-2 illustrates the Read Byte command. Table 7-3 illustrates the Write Byte command.

In the tables, 'S' represents a SMBus start bit, 'P' represents a stop bit, 'A' represents an acknowledge (ACK), and '///' represents a negative acknowledge (NACK). The shaded bits are transmitted by the PIROM or Scratch EEPROM, and the bits that aren't shaded are transmitted by the SMBus host controller. In the tables, the data addresses indicate 8 bits.

The SMBus host controller should transmit 8 bits with the most significant bit indicating which section of the EEPROM is to be addressed: the PIROM (MSB = 0) or the Scratch EEPROM (MSB = 1).

#### Table 7-2. Read Byte SMBus Packet

S	Slave Address	Write	A	Command Code	A	S	Slave Address	Read	A	Data	///	Ρ
1	7-bits	1	1	8-bits	1	1	7-bits	1	1	8-bits	1	1

#### Table 7-3. Write Byte SMBus Packet

S	Slave Address	Write	A	Command Code	Α	Data	Α	Ρ
1	7-bits	1	1	8-bits	1	8-bits	1	1

# 7.4 SMBus Memory Component Addressing

Of the addresses broadcast across the SMBus, the memory component claims those of the form "10100XXZb". The "XX" bits are defined by pull-up and pull-down of the SKTID[1:0] pins. Note that SKTID[2] does not affect the SMBus address for the memory component. These address pins are pulled down weakly (10 k) on the processor substrate to ensure that the memory components are in a known state in systems which do not support the SMBus (or only support a partial implementation). The "Z" bit is the read/write bit for the serial bus transaction.

Note that addresses of the form "0000XXXXb" are Reserved and should not be generated by an SMBus master.

Table 7-4 describes the address pin connections and how they affect the addressing of the memory component.





#### Table 7-4. Memory Device SMBus Addressing

Address	Upper Address <sup>1</sup>	R/W			
(Hex)	Bits 7-4	SKTID[2]	SKTID[1] Bit 2	SKTID[0] Bit 1	Bit 0
A0h/A1h	10100	10100	0	0	х
A2h/A3h	10100	10100	0	1	х
A4h/A5h	10100	10100	1	0	х
A6h/A7h	10100	10100	1	1	х

#### Note:

1. This addressing scheme will support up to 4 processors on a single SMBus.

# 7.5 Managing Data in the PIROM

The PIROM consists of the following sections:

- Header
- Processor Data
- Processor Core Data
- Processor Uncore Data
- Cache Data
- Package Data
- Part Number Data
- Thermal Reference Data
- Feature Data
- Other Data

Details on each of these sections are described below.

**Note:** Reserved fields or bits SHOULD be programmed to zeros. However, OEMs should not rely on this model.

# 7.5.1 Header

To maintain backward compatibility, the Header defines the starting address for each subsequent section of the PIROM. Software should check for the offset before reading data from a particular section of the ROM.

**Example:** Code looking for the processor uncore data of a processor would read offset 05h to find a value of 29. 29 is the first address within the 'Processor Uncore Data' section of the PIROM.

#### 7.5.1.1 DFR: Data Format Revision

This location identifies the data format revision of the PIROM data structure. Writes to this register have no effect.



Offset:	00h
Bit	Description
7:0	Data Format Revision         The data format revision is used whenever fields within the PIROM are redefined. The initial definition will begin at a value of 1. If a field, or bit assignment within a field, is changed such that software needs to discern between the old and new definition, then the data format revision field will be incremented.         00h: Reserved         01h: Initial definition         02h: Second revision         03h: Third revision         04h: Fourth revision         05h:Fifth revision         06h-FFh: Reserved

# 7.5.1.2 PISIZE: PIROM Size

This location identifies the PIROM size. Writes to this register have no effect.

Offset:	01h-02h
Bit	Description
15:0	<b>PIROM Size</b> The PIROM size provides the size of the device in hex bytes. The MSB is at location 01h; the LSB is at location 02h. 0000h - 007Fh: Reserved 0080h: 128 byte PIROM size 0081- FFFFh: Reserved

# 7.5.1.3 PDA: Processor Data Address

This location provides the offset to the Processor Data Section. Writes to this register have no effect.

Offset:	03h
Bit	Description
7:0	Processor Data Address Byte pointer to the Processor Data section 00h: Processor Data section not present 01h - 0Dh: Reserved 0Eh: Processor Data section pointer value 0Fh-FFh: Reserved





# 7.5.1.4 PCDA: Processor Core Data Address

This location provides the offset to the Processor Core Data Section. Writes to this register have no effect.

Offset:	04h
Bit	Description
7:0	Processor Core Data Address Byte pointer to the Processor Core Data section 00h: Processor Core Data section not present 01h - 09h: Reserved 1Ah: Processor Core Data section pointer value 1Bh-FFh: Reserved

### 7.5.1.5 PUDA: Processor Uncore Data Address

This location provides the offset to the Processor Uncore Data Section. Writes to this register have no effect.

Offset:	05h
Bit	Description
7:0	Processor Uncore Data Address Byte pointer to the Processor Uncore Data section 00h: Processor Uncore Data section not present 01h - 28h: Reserved 29h: Processor Uncore Data section pointer value 2Ah-FFh: Reserved

## 7.5.1.6 PDA: Package Data Address

This location provides the offset to the Package Data Section. Writes to this register have no effect.

Offset:	06h
Bit	Description
7:0	Package Data Address Byte pointer to the Package Data section 00h: Package Data section not present 01h - 4Ah: Reserved 4Bh: Package Data section pointer value 4Ch-FFh: Reserved



## 7.5.1.7 PNDA: Part Number Data Address

This location provides the offset to the Part Number Data Section. Writes to this register have no effect.

Offset:	07h
Bit	Description
7:0	Part Number Data Address         Byte pointer to the Part Number Data section         00h: Part Number Data section not present         01h - 52h: Reserved         53h: Part Number Data section pointer value         54h-FFh: Reserved

#### 7.5.1.8 TRDA: Thermal Reference Data Address

This location provides the offset to the Thermal Reference Data Section. Writes to this register have no effect.

Offset:	08h
Bit	Description
7:0	<b>Thermal Reference Data Address</b> Byte pointer to the Thermal Reference Data section 00h: Thermal Reference Data section not present 01h - 64h: Reserved 65h: Thermal Reference Data section pointer value 66h-FFh: Reserved

### 7.5.1.9 FDA: Feature Data Address

This location provides the offset to the Feature Data Section. Writes to this register have no effect.

Offset:	09h
Bit	Description
7:0	Feature Data Address Byte pointer to the Feature Data section 00h: Feature Data section not present 01h - 6Ah: Reserved 6Bh: Feature Data section pointer value 6Ch-FFh: Reserved



# 7.5.1.10 ODA: Other Data Address

This location provides the offset to the Other Data Section. Writes to this register have no effect.

Offset:	0Ah
Bit	Description
7:0	Other Data Address Byte pointer to the Other Data section 00h: Other Data section not present 01h - 78h: Reserved 79h: Other Data section pointer value 7Ah- FFh: Reserved

## 7.5.1.11 RES1: Reserved 1

This location is reserved. Writes to this register have no effect.

Offset:	0Bh-0Ch
Bit	Description
15:0	RESERVED
	0000h-FFFFh: Reserved

### 7.5.1.12 HCKS: Header Checksum

This location provides the checksum of the Header Section. Writes to this register have no effect.

Offset:	0Dh
Bit	Description
7:0	Header Checksum One-byte checksum of the Header Section 00h- FFh: See Section 7.5.10 for calculation of this value.

# 7.5.2 Processor Data

This section contains three pieces of data:

- The S-spec of the part in ASCII format.
- (1) 2-bit field to declare if the part is a pre-production sample or a production unit.
- The system bus speed in BCD format

### 7.5.2.1 SQNUM: S-Spec Number

This location provides the S-Spec number of the processor. The S-spec field is six ASCII characters wide and is programmed with the same spec value as marked on the processor. If the value is less than six characters in length, leading spaces (20h) are programmed in this field. Writes to this register have no effect.



Offset:	0Eh-13h
Bit	Description
47:40	Character 6 S-Spec or 20h
	00h-0FFh: ASCII character
39:32	Character 5 S-Spec or 20h
	00h-0FFh: ASCII character
31:24	Character 4 S-Spec character
	00h-0FFh: ASCII character
23:16	Character 3 S-Spec character
	00h-0FFh: ASCII character
15:8	Character 2 S-Spec character
	00h-0FFh: ASCII character
7:0	Character 1 S-Spec character
	00h-0FFh: ASCII character

## 7.5.2.2 SAMPROD: Sample/Production

This location contains the sample/production field, which is a two-bit field and is LSB aligned. All sample material will use a value of 00b. All S-spec material will use a value of 01b. All other values are reserved. Writes to this register have no effect.

**Example:** A processor with an Sxxxx mark (production unit) will use 01h at offset 14h.

Offset:	14h
Bit	Description
7:2	RESERVED
	000000b-111111b: Reserved
1:0	Sample/Production Sample or Production indictor 00b: Sample 01b: Production 10b-11b: Reserved

## 7.5.2.3 Processor Thread and Core Information

This location contains information regarding the number of cores and threads on the processor. Writes to this register have no effect. Data format is binary.

**Example**: The Intel Xeon Processor E7-8800/4800/2800 Product Families processor has up to 10 cores and two threads per core.



Offset:	15h
Bit	Description
7:2	Number of cores
1:0	Number of threads per core

# 7.5.2.4 SBS: System Bus Speed

This location contains the system bus frequency information. Systems may need to read this offset to decide if all installed processors support the same system bus speed. The data provided is the speed, rounded to a whole number, and reflected in binary coded decimal. Writes to this register have no effect.

**Example**: A processor with system buss speed of 1.066GHz will have a value of 1066h.

Offset:	16h-17h
Bit	Description
15:0	System Bus Speed
	0000h-FFFFh: MHz

#### 7.5.2.5 RES2: Reserved 2

This location is reserved. Writes to this register have no effect.

Offset:	18h-19h
Bit	Description
15:0	RESERVED
	0000h-FFFFh: Reserved

#### 7.5.2.6 PDCKS: Processor Data Checksum

This location provides the checksum of the Processor Data Section. Writes to this register have no effect.

Offset:	1Ah
Bit	Description
7:0	Processor Data Checksum One-byte checksum of the Processor Data Section
	00h- FFh: See Section 7.5.10 for calculation of this value.

# 7.5.3 Processor Core Data

This section contains silicon-related data relevant to the processor cores.

#### 7.5.3.1 CPUID: CPUID

This location contains the CPUID, Processor Type, Family, Model and Stepping. The CPUID field is a copy of the results in EAX[15:0] from Function 1 of the CPUID instruction. Writes to this register have no effect. Data format is hexidecimal.



Offset:	1Bh-1Ch
Bit	Description
15:13	Reserved
	00b-11b: Reserved
12:12	Processor Type
	0b-1b: Processor Type
11:8	Processor Family
	0h-Fh: Processor Family
7:4	Processor Model
	0h-Fh: Processor Model
3:0	Processor Stepping
	0h-Fh: Processor Stepping

## 7.5.3.2 **RES3: Reserved 3**

This locations are reserved. Writes to this register have no effect.

Offset:	1Dh-1Eh
Bit	Description
15:0	RESERVED
	0000h-FFFFh: Reserved

### 7.5.3.3 MP1CF: Maximum P1 Core Frequency

This location contains the maximum non-Turbo Boost core frequency for the processor. The frequency should equate to the markings on the processor and/or the S-spec speed even if the parts are not limited or locked to the intended speed. Format of this field is in MHz, rounded to a whole number, and encoded in binary coded decimal. Writes to this register have no effect.

**Example:** A 2.666 GHz processor will have a value of 2666h.

Offset:	1F-20h
Bit	Description
15:0	Maximum P1 Core Frequency
	0000h-FFFFh: MHz

## 7.5.3.4 MP0CF: Maximum P0 Core Frequency

This location contains the maximum Turbo Boost core frequency for the processor. This is the maximum intended speed for the part under any functional conditions. Format of this field is in MHz, rounded to a whole number, and encoded in binary coded decimal. Writes to this register have no effect.

**Example:** A processor with a maximum Turbo Boost frequency of 2.666 GHz will have a value of 2666h.



Offset:	21h-22h
Bit	Description
15:0	Maximum P0 Core Frequency
	0000h-FFFFh: MHz

#### 7.5.3.5 MAXVID: Maximum Core VID

This location contains the maximum Core VID (Voltage Identification) voltage that may be requested via the VID pins. This field, rounded to the next thousandth, is in mV and is reflected in binary coded decimal. Writes to this register have no effect.

**Example:** A voltage of 1.350 V maximum core VID would contain 1350h.

Offset:	23h-24h
Bit	Description
15:0	Maximum Core VID
	0000h-FFFFh: mV

#### 7.5.3.6 MINVID: Minimum Core VID

This location contains the Minimum Core VID (Voltage Identification) voltage that may be requested via the VID pins. This field, rounded to the next thousandth, is in mV and is reflected in binary coded decimal. Writes to this register have no effect.

Example: A voltage of 1.000 V maximum core VID would contain 1000h.

Offset:	25h-26h
Bit	Description
15:0	Maximum Core VID
	0000h-FFFFh: mV

### 7.5.3.7 VTH: Core Voltage Tolerance, High

This location contains the maximum Core Voltage Tolerance DC offset high. This field, rounded to the next thousandth, is in mV and is reflected in binary coded decimal. Writes to this register have no effect. A value of FF indicates that this value is undetermined. Writes to this register have no effect.

**Example:** 50 mV tolerance would be saved as 50h.

Offset:	27h
Bit	Description
7:0	Core Voltage Tolerance, High
	00h-FFh: mV



### 7.5.3.8 VTL: Core Voltage Tolerance, Low

This location contains the maximum Core Voltage Tolerance DC offset low. This field, rounded to the next thousandth, is in mV and is reflected in binary coded decimal. Writes to this register have no effect. A value of FF indicates that this value is undetermined. Writes to this register have no effect.

Example: 50 mV tolerance would be saved as 50h.

Offset:	28h
Bit	Description
7:0	Core Voltage Tolerance, Low
	00h-FFh: mV

#### 7.5.3.9 PDCKS: Processor Core Data Checksum

This location provides the checksum of the Processor Core Data Section. Writes to this register have no effect.

Offset:	29h
Bit	Description
7:0	Processor Core Data Checksum One-byte checksum of the Processor Data Section
	00h- FFh: See Section 7.5.10 for calculation of this value.

# 7.5.4 Processor Uncore Data

This section contains silicon-related data relevant to the processor Uncore.

#### 7.5.4.1 MAXQPI: Maximum Intel QPI Transfer Rate

Systems may need to read this offset to decide if all installed processors support the same Intel QPI Link Transfer Rate. The data provided is the transfer rate, rounded to a whole number, and reflected in binary coded decimal. Writes to this register have no effect.

**Example:** The Intel Xeon Processor E7-8800/4800/2800 Product Families processor supports a maximum Intel QPI link transfer rate of 6.4 GT/s. Therefore, offset 2Ah-2Bh has a value of 6400.

Offset:	2Ah-2Bh
Bit	Description
15:0	Maximum Intel QPI Transfer Rate
	0000h-FFFFh: MHz

### 7.5.4.2 MINQPI: Minimum Operating Intel QPI Transfer Rate

Systems may need to read this offset to decide if all installed processors support the same Intel QPI Link Transfer Rate. This does not relate to the "link power up" transfer rate of 1/4th Ref Clk. The data provided is the transfer rate, rounded to a whole number, and reflected in binary coded decimal. Writes to this register have no effect.



**Example**: The Intel Xeon Processor E7-8800/4800/2800 Product Families processor supports a minimum operating Intel QPI link transfer rate of 4.8 GT/s. Therefore, offset 2Bh-2Ch has a value of 4800.

Offset:	2Ch-2Dh
Bit	Description
15:0	Minimum Intel QPI Transfer Rate
	0000h-FFFFh: MHz

### 7.5.4.3 **QPIVN: Intel QPI Version Number**

The Intel QPI Version Number is provided as four 8-bit ASCII characters. Writes to this register have no effect.

**Example**: The Intel Xeon Processor E7-8800/4800/2800 Product Families processor supports Intel QPI Version Number 1.0. Therefore, offset 2Eh-31h has an ASCII value of "01.0", which is 30, 31, 2E, 30.

Offset:	2Eh-31h
Bit	Description
31:0	Intel QPI Version Number
	0000000h-FFFFFFFh: MHz

## 7.5.4.4 TXT: TXT

This location contains the TXT location, which is a two-bit field and is LSB aligned. A value of 00b indicates TXT is not supported. A value of 01b indicates TXT is supported. Writes to this register have no effect.

**Example:** A processor supporting TXT will have offset 32h set to 01h.

Offset:	32h
Bit	Description
7:2	RESERVED
	000000b-111111b: Reserved
1:0	TXT TXT support indicator 00b: Not supported 01b: Supported 10b-11b: Reserved

### 7.5.4.5 MAXSMI: Maximum Intel SMI Transfer Rate

Systems may need to read this offset to decide on compatible processors and Intel 7500 scalable memory buffer capabilities. The data provided is the transfer rate, rounded to a whole number, and reflected in binary coded decimal. Writes to this register have no effect.



**Example**: The Intel Xeon Processor E7-8800/4800/2800 Product Families processor supports a maximum Intel SMI transfer rate of 6.4 GT/s. Therefore, offset 33h-34h has a value of 6400h.

Offset:	33h-34h
Bit	Description
15:0	Maximum Intel SMI Transfer Rate
	0000h-FFFFh: MHz

#### 7.5.4.6 MINSMI: Minimum Intel SMI Transfer Rate

This listing provides the minimum "operating" Intel SMI transfer rate. Systems may need to read this offset to decide if processors and Intel 7500 scalable memory buffer s support the same Intel SMI Transfer Rate. The data provided is the transfer rate, rounded to a whole number, and reflected in binary coded decimal. Writes to this register have no effect.

**Example**: The Intel Xeon Processor E7-8800/4800/2800 Product Families processor supports a minimum operating Intel SMI transfer rate of 4.8 GT/s. Therefore, offset 35h-36h has a hex value of 4800h.

Offset:	35h-36h
Bit	Description
15:0	Minimum Intel SMI Transfer Rate
	0000h-FFFFh: MHz

### 7.5.4.7 VIOVID: VIO VID

Offset 37h-38h is the Processor VIO VID (Voltage Identification) field and contains the voltage requested via the VID pins. This field, rounded to the next thousandth, is in mV and is reflected in binary coded decimal. Some systems read this offset to determine if all processors support the same default VID setting. Writes to this register have no effect.

**Example:** A voltage of 1.350 V maximum core VID would contain 1350h in Offset 36-37h.

Offset:	37h-38h
Bit	Description
15:0	VIO VID
	0000h-FFFFh: mV

## 7.5.4.8 VIOVTH: VIO Voltage Tolerance, High

Offset 39h contains the VIO voltage tolerance, high. This is the maximum voltage swing above the required voltage allowed. This field, rounded to the next thousandth, is in mV and is reflected in binary coded decimal. A value of FF indicates that this value is undetermined. Writes to this register have no effect.

**Example**: A 50 mV tolerance would be saved as 50h.



Offset:	39h
Bit	Description
7:0	VIO Voltage Tolerance, High
	00h-FFh: mV

## 7.5.4.9 VIOVTL: Voltage Tolerance, Low

Offset 3Ah contains the VIO voltage tolerance, low. This is the minimum voltage swing under the required voltage allowed. This field, rounded to the next thousandth, is in mV and is reflected in binary coded decimal. A value of FF indicates that this value is undetermined. Writes to this register have no effect.

**Example**: A 50 mV tolerance would be saved as 50h.

Offset:	3Ah
Bit	Description
7:0	Core Voltage Tolerance, Low
	00h-FFh: mV

#### 7.5.4.10 RES4: Reserved 4

This location is reserved. Writes to this register have no effect.

Offset:	3Bh-3Eh
Bit	Description
31:0	RESERVED
	0000000h-FFFFFFFh: Reserved

#### 7.5.4.11 L2SIZE: L2 Cache Size

This location contains the size of the level-two cache in kilobytes. Writes to this register have no effect. Data format is decimal.

**Example:** The Intel Xeon Processor E7-8800/4800/2800 Product Families processor has a 2.5 MB L2 cache. Thus, offset 3Fh-40h will contain a value of 0A00h.

# 7.5.4.12 L3SIZE: L3 Cache Size

Offset:	3Fh-40h
Bit	Description
15:0	L2 Cache Size
	0000h-FFFFh: KB

This location contains the size of the level-three cache in kilobytes. Writes to this register have no effect. Data format is decimal.

**Example:** The Intel Xeon Processor E7-8800/4800/2800 Product Families processor has up to a 30 MB L3 cache. Thus, offset 41h-42h will contain a value of 8700h.



Offset:	41h-42h
Bit	Description
15:0	L3 Cache Size
	0000h-FFFFh: KB

# 7.5.4.13 CVID: Cache Voltage ID

This field contains the voltage requested via the CVID pins. This field is in mV and is reflected in hex. Some systems read this offset to determine if all processors support the same default CVID setting. Writes to this register have no effect.

**Example:** A voltage of 1.350 V CVID would contain an Offset 43-44h value of 1350h.

Offset:	43h-44h
Bit	Description
15:0	Cache Voltage ID
	0000h-FFFFh: mV

### 7.5.4.14 CVTH: Cache Voltage Tolerance, High

This location contains the maximum Cache Voltage Tolerance DC offset high. This field, rounded to the next thousandth, is in mV and is reflected in binary coded decimal. A value of FF indicates that this value is undetermined. Writes to this register have no effect.

**Example:** A 50 mV tolerance would be saved as 50h.

Offset:	45h
Bit	Description
7:0	Cache Voltage Tolerance, High
	00h-FFh: mV

## 7.5.4.15 CVTL: Cache Voltage Tolerance, Low

This location contains the maximum Cache Voltage Tolerance DC offset low. This field, rounded to the next thousandth, is in mV and is reflected in binary coded decimal. A value of FF indicates that this value is undetermined. Writes to this register have no effect.

**Example:** A 50 mV tolerance would be saved as 50h.

Offset:	46h
Bit	Description
7:0	Cache Voltage Tolerance, Low
	00h-FFh: mV



#### 7.5.4.16 **RES5: Reserved 5**

This location is reserved. Writes to this register have no effect.

Offset:	47h-4Ah
Bit	Description
31:0	RESERVED
	0000000h-FFFFFFFh: Reserved

#### 7.5.4.17 PUDCKS: Processor Uncore Data Checksum

This location provides the checksum of the Processor Uncore Data Section. Writes to this register have no effect.

Offset:	4Bh
Bit	Description
7:0	Processor Uncore Data Checksum One-byte checksum of the Processor Uncore Data Section
	00h- FFh: See Section 7.5.10 for calculation of this value.

# 7.5.5 Package Data

This section contains substrate and other package related data.

#### 7.5.5.1 PREV: Package Revision

This location tracks the highest level package revision. It is provided in an ASCII format of four characters (8 bits x 4 characters = 32 bits). The package is documented as 1.0, 2.0, etc. If only three ASCII characters are consumed, a leading space is provided in the data field. Writes to this register have no effect.

**Example**: The Intel Xeon Processor E7-8800/4800/2800 Product Families processor utilizes the first revision of the LGA-1567 package. Thus, at offset 4C-4F-35h, the data is a space followed by 1.0. In hex, this would be 20h, 31h, 2Eh, 30h.

Offset:	4Ch-4Fh
Bit	Description
31:24	Character 4 ASCII character or 20h
	00h-0FFh: ASCII character
23:16	Character 3 ASCII character
	00h-0FFh: ASCII character
15:8	Character 2 ASCII character 00h-0FFh: ASCII character
7:0	Character 1 ASCII character
	00h-0FFh: ASCII character



### 7.5.5.2 Substrate Revision Software ID

This location is a place holder for the Substrate Revision Software ID. Writes to this register have no effect.

Offset:	50h
Bit	Description
7:0	Substrate Revision Software ID
	00h-FFh: Reserved

#### 7.5.5.3 RES6: Reserved 6

This location is reserved. Writes to this register have no effect.

Offset:	51h-52h
Bit	Description
15:0	RESERVED
	0000h-FFFFh: Reserved

#### 7.5.5.4 PDCKS: Package Data Checksum

This location provides the checksum of the Package Data Section. Writes to this register have no effect.

Offset:	53h
Bit	Description
7:0	Package Data Checksum One-byte checksum of the Package Data Section
	00h- FFh: See Section 7.5.10 for calculation of this value.

# 7.5.6 Part Number Data

This section provides device traceability.

#### 7.5.6.1 **PFN: Processor Family Number**

This location contains seven ASCII characters reflecting the Intel® family number for the processor. This number is the same on all Intel Xeon Processor E7-8800/4800/2800 Product Families processors. Combined with the Processor SKU Number below, this is the complete processor part number. This information is typically marked on the outside of the processor. If the part number is less than 15 total characters, a leading space is inserted into the value. The part number should match the information found in the marking specification found in Chapter 3. Writes to this register have no effect.

**Example:** A processor with a part number of AT80604\*\*\*\*\*\* will have the following data found at offset 38-3Eh: 41h, 54h, 38h, 30h, 36h, 30h, 34h.



Offset:	54h-5Ah
Bit	Description
55:48	Character 7 ASCII character or 20h
	00h-0FFh: ASCII character
47:40	Character 6 ASCII character or 20h
	00h-0FFh: ASCII character
39:32	Character 5 ASCII character or 20h
	00h-0FFh: ASCII character
31:24	Character 4 ASCII character
	00h-0FFh: ASCII character
23:16	Character 3 ASCII character
	00h-0FFh: ASCII character
15:8	Character 2 ASCII character
	00h-0FFh: ASCII character
7:0	Character 1 ASCII character
	00h-0FFh: ASCII character

## 7.5.6.2 PSN: Processor SKU Number

This location contains eight ASCII characters reflecting the Intel® SKU number for the processor. Added to the end of the Processor Family Number above, this is the complete processor part number. This information is typically marked on the outside of the processor. If the part number is less than 15 total characters, a leading space is inserted into the value. The part number should match the information found in the marking specification found in Chapter 3. Writes to this register have no effect.

**Example:** A processor with a part number of \*\*\*\*\*\*003771AA will have the following data found at offset 58-62h: 30h, 30h, 33h, 37h, 37h, 31h, 41h, 41h.



Offset:	5Bh=62h
Bit	Description
63:56	Character 8
	00h-0FFh: ASCII character
55:48	Character 7 ASCII character or 20h
	00h-0FFh: ASCII character
47:40	Character 6 ASCII character or 20h
	00h-0FFh: ASCII character
39:32	Character 5 ASCII character or 20h
	00h-0FFh: ASCII character
31:24	Character 4 ASCII character
	00h-0FFh: ASCII character
23:16	Character 3 ASCII character
	00h-0FFh: ASCII character
15:8	Character 2 ASCII character
	00h-0FFh: ASCII character
7:0	Character 1 ASCII character
	00h-0FFh: ASCII character

#### 7.5.6.3 **RES7: Reserved 7**

This location is reserved. Writes to this register have no effect.

Offset:	63h-64h
Bit	Description
15:0	RESERVED
	0000h-FFFFh: Reserved

#### 7.5.6.4 PNDCKS: Part Number Data Checksum

This location provides the checksum of the Part Number Data Section. Writes to this register have no effect.

Offset:	65h
Bit	Description
7:0	Part Number Data Checksum One-byte checksum of the Part Number Data Checksum
	00h- FFh: See Section 7.5.10 for calculation of this value.



# 7.5.7 Thermal Reference Data

## 7.5.7.1 TUT: Thermalert Upper Threshold

This location is a place holder for the Thermalert Upper Threshold Byte. Writes to this register have no effect.

Offset:	66h
Bit	Description
7:0	Thermalert Upper Threshold
	0000h-FFFFh: Reserved

## 7.5.7.2 TCO: Thermal Calibration Offset

This location is a place holder for the Thermal Calibration Offset Byte. Writes to this register have no effect.

Offset:	67h
Bit	Description
7:0	Thermal Calibration Offset
	0000h-FFFFh: Reserved

### 7.5.7.3 TCASE: T<sub>CASE</sub> Maximum

This location provides the maximum  $T_{CASE}$  for the processor. The field reflects temperature in degrees Celsius in binary coded decimal format. This data can be found in Chapter 6. The thermal specifications are specified at the case Integrated Heat Spreader (IHS). Writes to this register have no effect.

**Example:** A temperature of 66°C would contain a value of 66h.

Offset:	68h
Bit	Description
7:0	T <sub>CASE</sub> Maximum
	00h-FFh: Degrees Celsius

#### 7.5.7.4 TDP: Thermal Design Power

This location contains the maximum Thermal Design Power for the part. The field reflects power in watts in binary coded decimal format. Writes to this register have no effect. A zero value means that the value was not programmed.

**Example:** A 130W TDP would be saved as 0130h.

Offset:	69h-6Ah
Bit	Description
15:0	Thermal Design Power
	0000h-FFFFh: Watts



#### 7.5.7.5 TRDCKS: Thermal Reference Data Checksum

This location provides the checksum of the Thermal Reference Data Section. Writes to this register have no effect.

Offset:	6Bh
Bit	Description
7:0	Thermal Reference Data ChecksumOne-byte checksum of the of Thermal Reference Data Checksum00h- FFh: See Section 7.5.10 for calculation of this value.

# 7.5.8 Feature Data

This section provides information on key features that the platform may need to understand without powering on the processor.

#### 7.5.8.1 PCFF: Processor Core Feature Flags

This location contains a copy of results in EDX[31:0] from Function 1 of the CPUID instruction. These details provide instruction and feature support by product family. Writes to this register have no effect.

**Example:** A value of BFEBFBFFh can be found at offset 6C - 6Fh.

Offset:	6Ch-6Fh
Bit	Description
31:0	Processor Core Feature Flags
	0000000h-FFFFFFFF: Feature Flags

#### 7.5.8.2 PFF: Processor Feature Flags

This location contains additional feature information from the processor. Writes to this register have no effect.

*Note:* Bit 5 and Bit 6 are mutually exclusive (only one bit will be set).

Offset:	70h
Bit	Description
7	Multi-Core (set if the processor is a multi-core processor)
6	Serial signature (set if there is a serial signature at offset 5B- 62h)
5	Electronic signature present (set if there is a electronic signature at 5B- 62h)
4	Thermal Sense Device present (set if an SMBus thermal sensor is on package)
3	Reserved
2	OEM EEPROM present (set if there is a scratch ROM at offset 80 - FFh)
1	Core VID present (set if there is a VID provided by the processor)
0	L3 Cache present (set if there is a level-3 cache on the processor)

Bits are set when a feature is present, and cleared when they are not.



# 7.5.8.3 APFF: Additional Processor Feature Flags

This location contains additional feature information from the processor. Writes to this register have no effect.

Offset:	71h
Bit	Description
7	Reserved
6	Intel® Cache Safe Technology
5	Extended Halt State (C1E)
4	Intel® Virtualization Technology
3	Execute Disable
2	Intel <sup>®</sup> 64
1	Intel® Thermal Monitor 2
0	Enhanced Intel SpeedStep <sup>®</sup> Technology

Bits are set when a feature is present, and cleared when they are not.

## 7.5.8.4 MPSUP: Multiprocessor Support

This location contains 2 bits for representing the supported number of physical processors on the bus. These two bits are LSB aligned where 00b equates to non-scalable 2 socket (2S) operation, 01b to scalable 2 socket (S2S), 10 to scalable 4 socket (S4S), and scalable 8 socket (S8S). Intel Xeon Processor E7-8800/4800/2800 Product Families processor is a S2S, S4S, or S8S processor. The first six bits in this field are reserved for future use. Writes to this register have no effect.

Example: A scalable 8 socket processor will have a value of 03h at offset 71h.

Offset:	72h
Bit	Description
7:2	RESERVED
	000000b-111111b: Reserved
1:0	Multiprocessor Support 2S, S2S, S4S or S8S indicator
	00b: Non-Scalable 2 Socket 01b: Scalable 2 Socket 10b: Scalable 4 Socket 11b: Scalable 8 Socket

### 7.5.8.5 TCDC: Tap Chain Device Count

At offset 73, a 4-bit hex digit is used to tell how many devices are in the TAP Chain. Because the Intel Xeon Processor E7-8800/4800/2800 Product Families processor has ten cores, this field would be set to Ah.



Offset:	73h
Bit	Description
7:0	TAP Chain Device Count
	0000h-FFFFh: Reserved

#### 7.5.8.6 **RES9: Reserved 9**

This location is reserved. Writes to this register have no effect.

Offset:	74h-75h
Bit	Description
15:0	RESERVED
	0000h-FFFFh: Reserved

#### 7.5.8.7 TRDCKS: Thermal Reference Data Checksum

This location provides the checksum of the Thermal Reference Data Section. Writes to this register have no effect.

Offset:	76h
Bit	Description
7:0	Thermal Reference Data ChecksumOne-byte checksum of the Thermal Reference Data Checksum00h- FFh: See Section 7.5.10 for calculation of this value.

# 7.5.9 Other Data

This section contains a large reserved area, and items added after the original format for the Intel Xeon Processor E7-8800/4800/2800 Product Families processor PIROM was set.

#### 7.5.9.1 PS/ESIG: Processor Serial/Electronic Signature

This location contains a 64-bit identification number. The value in this field is either a serial signature or an electronic signature. Writes to this register have no effect.

Offset:	77h-7Eh
Bit	Description
63:0	Processor Serial/Electronic Signature
	0000000000000000h-FFFFFFFFFFFFFFFFFFFFF



#### 7.5.9.2 ODCKS: Other Data Checksum

This location provides the checksum for the Other Data Section. Writes to this register have no effect.

Offset:	7Fh	
Bit	Description	
7:0	Other Data Checksum One-byte checksum of the Other Data Checksum	
	00h- FFh: See Section 7.5.10 for calculation of this value.	

# 7.5.10 Checksums

The PIROM includes multiple checksums. Table 7-5 includes the checksum values for each section defined in the 128-byte ROM.

#### Table 7-5. 128-Byte ROM Checksum Values

Section	Checksum Address
Header	0Dh
Processor Data	1Ah
Processor Core Data	29h
Processor Uncore Data	4Bh
Package Data	53h
Part Number Data	65h
Feature Data	76h
Other Data	7Fh

Checksums are automatically calculated and programmed by Intel®. The first step in calculating the checksum is to add each byte from the field to the next subsequent byte. This result is then negated to provide the checksum.

**Example:** For a byte string of AA445Ch, the resulting checksum will be B6h.

AA = 10101010 44 = 01000100 5C = 0101100 AA + 44 + 5C = 01001010

Negate the sum: 10110101 +1 = **101101 (B6h)** 

# §



# **8** Debug Tools Specifications

For debug purposes, the socket LS pin definition has allocated signals to install a logic analyzer probe head to observe Intel QPI traffic.

# 8.1 Logic Analyzer Interface

Due to the complexity of Intel Xeon Processor E7-8800/4800/2800 Product Families processor-based multiprocessor systems, the Logic Analyzer Interface (LAI) is critical in providing the ability to probe and capture high-speed signals. There are two sets of considerations to keep in mind when designing a Intel Xeon Processor E7-8800/4800/2800 Product Families processor-based system that can make use of an LAI: mechanical and electrical.

# 8.1.1 Mechanical Considerations

The LAI is installed between the processor socket and the processor. The LAI pins plug into the socket, while the processor pins plug into a socket on the LAI. Cabling that is part of the LAI egresses the system to allow an electrical connection between the processor and a logic analyzer. The maximum volume occupied by the LAI, known as the keepout volume, as well as the cable egress restrictions, should be obtained from the logic analyzer vendor. System designers must make sure that the keepout volume remains unobstructed inside the system. Note that it is possible that the keepout volume reserved for the LAI may differ from the space normally occupied by the Intel Xeon Processor E7-8800/4800/2800 Product Families processor heatsink. If this is the case, the logic analyzer vendor will provide a cooling solution as part of the LAI.

# 8.1.2 Electrical Considerations

Instrumented Intel QPI links will require equalization settings unique for that topology. The platform will need to load updated optimized equalization settings for instrumented links. The method of obtaining the new set of E.Q settings is via the Signal Integrity Support Tools for Advanced Interfaces (SISTAI) tools, following the same procedures.

§



**Debug Tools Specifications**